CS42436 datasheet(35/66 Pages) CIRRUS

35 / 66 page

DS647PP2

FS is sampled as valid on the rising SCLK edge preceding the most significant bit of the first data

sample and must be held valid for at least 1 SCLK period.

NOTE: The ADC does not meet the timing requirements for proper operation in Quad-Speed

Mode.

5.5.2 I/O Channel Allocation

Digital

Input/Output

Interface

Format

Analog Output/Input Channel Allocation

from/to Digital I/O

DAC_SDIN

TDM

AOUT 1,2,3,4,5,6

ADC_SDOUT

TDM

AIN 1,2,3,4,5,6; (2 additional channels from AUX_SDIN)

Table 6. Serial Audio Interface Channel Allocations

SCLK

256 clks

Bit or Word Wide

AOUT6

LSB

MSB

LSB

MSB

LSB

MSB

LSB

MSB

LSB

MSB

LSB

MSB

DAC_SDIN

AOUT1

AOUT4

AOUT2

AOUT5

AOUT3

32 clks

LSB

MSB

LSB

MSB

32 clks

MSB

LSB

AIN6

LSB

MSB

LSB

MSB

LSB

MSB

LSB

MSB

LSB

MSB

LSB

MSB

ADC_SDOUT

AIN1

AIN4

AIN2

AIN5

AIN3

32 clks

AUX2

LSB

MSB

LSB

MSB

AUX1

32 clks

MSB

Figure 14. TDM Serial Audio Format

CS42436 数据表(PDF) 35 Page - Cirrus Logic

CS42436 数据表(HTML) 35 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

数据表下载

链接网址

CS42436 数据表(PDF) 35 Page - Cirrus Logic

CS42436 数据表(HTML) 35 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

数据表 下载

链接网址

数据表下载