CS61310 datasheet(13/30 Pages) CIRRUS

13 / 30 page

CS61310

DS440F1 FEB ‘03

An address/command byte, shown in Figure 10,

points to addresses 0x10 through 0x15 (address

0x10 shown), and precedes a data byte. The first

bit of the address/command byte determines

whether a read or a write is requested. The next six

bits contain the address. The last bit is ignored.

Data to the internal registers is input on the eight

clock

cycles

immediately

following

the

ad-

dress/command byte.

SC L K

SD O

CL K E = 0

SD I

A ddre ss/C o m m a nd Byte

D a ta Input/O utp u t

R/W

Figure 10. Input/Output Timing (showing address 0x10)

210

ADDR

Control Register 1

(CR1)

TAOS

LLOOP

RLOOP

LB02

LB01

CODER

TAZ

NLOOP

LOS

0x10 R/W

Control Register 2

(CR2)

AIS

RAMPLSE

RSVD

set to “0”

LOOPDN

LOOPUP

RPWDN

TxHIZ

RSVD

set to “0”

0x11 R/W

Equalizer Gain

(EQGAIN)

EQ4

EQ3

EQ2

EQ1

EQ0

0x12 R

RAM Address

(RAM)

MSB

---

LSB

0x13 R/W

Reserved

Set to “0”

000

0x14

Table 3. Register Map

CS61310 数据表(PDF) 13 Page - Cirrus Logic

CS61310 数据表(HTML) 13 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

数据表下载