CS61583 datasheet(4/44 Pages) CIRRUS

4 / 44 page

DIGITAL CHARACTERISTICS (TA = -40 to 85 °C; power supply pins within ±5% of nominal)

Parameter

Symbol

Min

Typ

Max

Units

High-Level Input Voltage

(Note 7)

VIH

(DV+)-0.5

Low-Level Input Voltage

(Note 7)

VIL

0.5

High-Level Output Voltage

(Note 8)

(Digital pins)

IOUT = -40 µA

VOH

(DV+)-0.3

Low-Level Output Voltage

(Note 8)

(Digital pins)

IOUT = 1.6 mA

VOL

0.3

Input Leakage Current

(Digital pins except J-TMS, and J-TDI)

±10

µA

Notes:

7. Digital inputs are designed for CMOS logic levels.

8. Digital outputs are TTL compatible and drive CMOS levels into a CMOS load.

ANALOG SPECIFICATIONS (TA = -40 to 85 °C; power supply pins within ±5% of nominal)

Parameter

Min

Typ

Max

Units

Receiver

RTIP/RRING Differential Input Impedance

20k

Ω

Sensitivity Below DSX-1 (0 dB = 2.4 V)

-13.6

Loss of Signal Threshold

0.3

Data Decision Threshold

T1, DSX-1

(Note 9)

(Note 10)

(Note 11)

(Note 12)

% of

Peak

Allowable Consecutive Zeros before LOS

160

175

190

bits

Receiver Input Jitter

10 Hz and below

(Note 13)

Tolerance (DSX-1, E1)

2 kHz

10 kHz - 100 kHz

300

6.0

0.4

Receiver Return Loss

51 kHz - 102 kHz

(Notes 14,

102 kHz - 2.048 MHz

21, and 22)

2.048 MHz - 3.072 MHz

Jitter Attenuator

Jitter Attenuation Curve

(Notes 14 and 15)

Corner Frequency

5.5

Attenuation at 10 kHz Jitter Frequency

(Notes 14 and 15)

Attenuator Input Jitter Tolerance

(Note 14)

(Before Onset of FIFO Overflow or Underflow Protection)

UIpk-pk

Notes:

9. For input amplitude of 1.2 Vpk to 4.14 Vpk

10. For input amplitude of 0.5 Vpk to 1.2 Vpk, and 4.14 Vpk to 5.0 Vpk

11. For input amplitude of 1.07 Vpk to 4.14 Vpk,

12. For input amplitude of 4.14 Vpk to 5.0 Vpk,

13. Jitter tolerance increases at lower frequencies. Refer to the Receiver section.

14. Not production tested. Parameters guaranteed by design and characterization.

15. Attenuation measured with sinusoidal input jitter equal to 3/4 of measured jitter tolerance.

Circuit attenuates jitter at 20 dB/decade above the corner frequency. Output jitter

can increase significantly when more than 28 UI’s are input to the attenuator. Refer to the

Jitter Attenuator section.

CS61583

DS172PP5

CS61583 数据表(PDF) 4 Page - Cirrus Logic

CS61583 数据表(HTML) 4 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

数据表下载