STM32MP151AAB3 datasheet(170/253 Pages) STMICROELECTRONICS

170 / 253 page

Electrical characteristics

STM32MP151A/D

170/253

DS12500 Rev 3

Figure 24. Recommended NRST and NRST_CORE pin protection

1. The reset network protects the device against parasitic resets.

2. The user must ensure that the level on the NRST/NRST_CORE pin can go below the VIL(NRST) max level

specified in Table 56. Otherwise the reset is not taken into account by the device.

6.3.19

FMC characteristics

Unless otherwise specified, the parameters given in Table 57 to Table 70 for the FMC

interface are derived from tests performed under the ambient temperature, Fmc_hclk (Fhclk6)

frequency and VDD supply voltage conditions summarized in Table 13: General operating

conditions, with the following configuration:

•

Output speed is set to OSPEEDRy[1:0] = 11

•

Measurement points are done at CMOS levels: 0.5×VDD

Refer to Section 6.3.17: I/O port characteristics for more details on the input/output

characteristics.

Table 56. NRST and NRST_CORE pin characteristics

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

RPU(2)

Weak pull-up equivalent

resistor(1)

1. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to

the series resistance must be minimum (~10% order).

VIN = VSS

kΩ

VF(NRST)(2)

2. Guaranteed by design.

NRST/NRST_CORE Input

filtered pulse

1.71 V < VDD < 3.6 V

VNF(NRST)(2)

NRST/NRST_CORE Input

not filtered pulse

1.71 V < VDD < 3.6 V

350

ai14132d

STM32

RPU

NRST(2)

VDD

Filter

Internal Reset

0.1 μF

External

reset circuit (1)

STM32MP151AAB3 数据表(PDF) 170 Page - STMicroelectronics

STM32MP151AAB3 数据表(HTML) 170 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载