数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32MP151AAB3 数据表(PDF) 199 Page - STMicroelectronics

部件名 STM32MP151AAB3
功能描述  Arm® Cortex®-A7 800 MHz Cortex®-M4 MPU, TFT, 35 comm. interfaces, 25 timers, adv. analog
PDF  253 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32MP151AAB3 数据表(HTML) 199 Page - STMicroelectronics

Back Button STM32MP151AAB3 Datasheet HTML 195Page - STMicroelectronics STM32MP151AAB3 Datasheet HTML 196Page - STMicroelectronics STM32MP151AAB3 Datasheet HTML 197Page - STMicroelectronics STM32MP151AAB3 Datasheet HTML 198Page - STMicroelectronics STM32MP151AAB3 Datasheet HTML 199Page - STMicroelectronics STM32MP151AAB3 Datasheet HTML 200Page - STMicroelectronics STM32MP151AAB3 Datasheet HTML 201Page - STMicroelectronics STM32MP151AAB3 Datasheet HTML 202Page - STMicroelectronics STM32MP151AAB3 Datasheet HTML 203Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 199 / 253 page
background image
DS12500 Rev 3
199/253
STM32MP151A/D
Electrical characteristics
232
tSAMP
Sampling time in Sample
and Hold mode
CSH=100nF
(Code transition between
the lowest input code and
the highest input code
when DAC_OUT reaches
final value ± 1LSB)
DACMCR.MODEx[2:0] =
100/101
(BUFFER ON)
-0.7
-
ms
DACMCR.MODEx[2:0] = 110
(BUFFER OFF)
-11.5-
DACMCR.MODEx[2:0] = 111
(INTERNAL BUFFER OFF)
-0.3
-
CIint
Internal sample and hold
capacitor
--
2.2
-
pF
Voffset
Middle code offset for 1
trim code step
VREF+ = 3.6 V
-
450
-
µV
VREF+ = 1.8 V
-
213
-
IDDA(DAC)
DAC quiescent
consumption from VDDA
DAC output
buffer ON
No load, middle
code (0x800)
-
360
-
µA
No load, worst
code (0xF1C)
-
490
-
DAC output
buffer OFF
No load,
middle/worst
code (0x800)
-20-
Sample and Hold mode,
CSH = 100 nF
-
360×TON/
(TON+TOFF)
(5)
-
IDDV(DAC)
DAC consumption from
VREF+
DAC output
buffer ON
No load, middle
code (0x800)
-
170
-
No load, worst
code (0xF1C)
-
170
-
DAC output
buffer OFF
No load,
middle/worst
code (0x800)
-
160
-
Sample and Hold mode, Buffer
ON, CSH = 100 nF (worst code)
-
170×TON/
(TON+TOFF)
(5)
-
Sample and Hold mode, Buffer
OFF, CSH = 100 nF (worst code)
-
170×TON/
(TON+TOFF)
(5)
-
1. Guaranteed by design.
2. Unless otherwise noted, CL ≤ 50 pF with RL ≥ 5 kΩ when DAC output buffer is ON, or CL ≤ 10 pF with no RL when DAC
output buffer is OFF.
3. Since VREF+ must always be ≤ VDDA, maximum VDAC_OUT = minimum value between Max(VREF+) and Max(VDDA-0.2)
4. In buffered mode, the output can overshoot above the final value for low input code (starting from the minimum value).
5. TON is the refresh phase duration, while TOFF is the hold phase duration. Refer to the product reference manual for more
details.
Table 78. DAC characteristics(1)(2) (continued)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com