DP83261AVF datasheet(45/132 Pages) NSC

45 / 132 page

60 Control Information (Continued)

Counter Overflow Mask Register (COMR)

The Counter Overflow Mask Register (COMR) is used to mask bits from the Counter Overflow Latch Register (COLR) If a bit in

Register COMR is set to One the corresponding bit in Register COLR will be applied to the Interrupt Condition Register which

can then be used to generate an interrupt

All bits in this register are set to Zero upon reset

ACCESS RULES

Address

Read

Write

1Dh

Always

RES

TKRCVD

FRTRX

FRNCOP

FRCOP

FRLST

FREI

FRRCV

Bit

Symbol

Description

FRRCV

Frame Received Counter Overflow Mask

This bit is used to mask COLRFRRCV

FREI

Error Isolated Counter Overflow Mask

This bit is used to mask COLRFREI

FRLST

Lost Frame Counter Overflow Mask

This bit is used to mask COLRFRLST

FRCOP

Frame Copied Counter Overflow Mask

This bit is used to mask COLRFRCOP

FRNCOP

Frame Not Copied Counter Overflow Mask

This bit is used to mask COLRFRNCOP

FRTRX

Frame Transmitted Counter Overflow Mask

This bit is used to mask COLRFRTRX

TKRCVD

Token Received Counter Overflow Mask

This bit is used to mask COLRTKRCVD

RES

Reserved

DP83261AVF 数据表(PDF) 45 Page - National Semiconductor (TI)

DP83261AVF 数据表(HTML) 45 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载