数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CDP1852CD3 数据表(PDF) 4 Page - Intersil Corporation

部件名 CDP1852CD3
功能描述  High-Reliability Byte-Wide Input/Output Port
PDF  7 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INTERSIL [Intersil Corporation]
网页  http://www.intersil.com/cda/home
标志 INTERSIL - Intersil Corporation

CDP1852CD3 数据表(HTML) 4 Page - Intersil Corporation

  CDP1852CD3 Datasheet HTML 1Page - Intersil Corporation CDP1852CD3 Datasheet HTML 2Page - Intersil Corporation CDP1852CD3 Datasheet HTML 3Page - Intersil Corporation CDP1852CD3 Datasheet HTML 4Page - Intersil Corporation CDP1852CD3 Datasheet HTML 5Page - Intersil Corporation CDP1852CD3 Datasheet HTML 6Page - Intersil Corporation CDP1852CD3 Datasheet HTML 7Page - Intersil Corporation  
Zoom Inzoom in Zoom Outzoom out
 4 / 7 page
background image
4
Static Burn-In Circuit
Three-State Output Leakage Low
IOZL
VDD = 5V, VO = 0V
-
-1
-
-5
µA
VDD = 10V, VO = 0V
-
-1
-
-5
µA
Three-State Output Leakage High
IOZH
VDD = 5V, VO = 5V
-1
-5
µA
VDD = 10V, VO = 10V
-1
-5
µA
Input Capacitance
CIN
Note 2
-
10
-
10
pF
Output Capacitance
COUT
Note 2
-
15
-
15
pF
NOTES:
1. The CDP1852C/3 meets all 5V static electrical specifications of the CDP1852/3 except +125oC quiescent device current for which the
limit is IDD = 300µA.
2. Input and output capacitance are guaranteed but not tested.
Static Electrical Specifications
VIN = 0 or VDD, Except as Noted (Continued)
PARAMETER
SYMBOL
TEST CONDITIONS
LIMITS
UNITS
-55oC, +25oC+125oC
MIN
MAX
MIN
MAX
1
2
3
4
5
6
7
8
9
10
11
12
16
17
18
19
20
21
22
23
24
15
14
13
VDD
VDD
VSS
VSS
ALL RESISTORS 47k
Ω (±20%)
TYPE NO.
VDD
TEMPERATURE
TIME
CDP1852/3
11V
+125oC
160 Hrs. Min.
CDP1852C/3
7V
+125oC
160 Hrs. Min.
Dynamic Electrical Specifications
Mode = 0 Input Port, See Figure 3, Input tr, tf ≤ 15ns; CL = 50pF
PARAMETER
SYMBOL
VDD
VOLTS
LIMITS (NOTE 1)
UNITS
-55oC, +25oC
+125oC
(NOTE 1)
MIN
MAX
(NOTE 1)
MIN
MAX
Select Duration
tSW
5
250
-
360
-
ns
10
150
-
180
-
ns
Clock Pulse Width
tWW
5
150
-
200
-
ns
10
90
-
110
-
ns
Clear Pulse Width
tCLR
5
110
-
160
-
ns
10
50
-
80
-
ns
Data-In to Clock Fall Setup Time
tDS
5
-10
-
-10
-
ns
10
-5
-
-5
-
ns
CDP1852/3, CDP1852C/3



Html Pages

1 2 3 4 5 6 7


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com