| 数据搜索系统,热门电子元器件搜索 |
|
ADC3541 数据表(PDF) 32 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
ADC3541 数据表(HTML) 32 Page - Texas Instruments |
|
32 / 68 page ![]() 7.3.4.5 Output Formatting with Decimation 7.3.4.5.1 Parallel CMOS In parallel CMOS mode, the ADC354x device supports complex decimation output with DDR CMOS interface and real output with SDR and DDR CMOS interface as shown in Figure 7-32 (complex decimation) and Figure 7-33 (real decimation). In this illustration the output format is selected to 16-bit. D15..0 DCLK DCLK Sample NI Sample NQ D15 (MSB) D14 D2 D1 D0 Figure 7-32. Output Data Format in Complex Decimation Table 7-4 illustrates the output interface data rate along with the corresponding DCLK frequency based on complex decimation setting (N). Furthermore the table shows an actual lane rate example with complex decimation by 4. Table 7-4. Parallel CMOS Data Rate Examples with Complex Decimation REAL/COMPLEX DECIMATION DECIMATION SETTING ADC SAMPLING RATE DCLK DOUT (MHz) Complex N FS FS x 2 / N FS x 4 / N 4 65 MHz 32.5 MHz 65 MHz ADC3541 SBAS840 – JULY 2020 www.ti.com 32 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated Product Folder Links: ADC3541 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |