M41T00S datasheet(8/23 Pages) STMICROELECTRONICS

8 / 23 page

M41T00S

8/23

READ Mode

In this mode the master reads the M41T00S slave

after setting the slave address (see Figure

8., page 9). Following the WRITE Mode Control

Bit (R/W=0) and the Acknowledge Bit, the word

address 'An' is written to the on-chip address

pointer. Next the START condition and slave ad-

dress are repeated followed by the READ Mode

Control Bit (R/W=1). At this point the master trans-

mitter becomes the master receiver. The data byte

which was addressed will be transmitted and the

master receiver will send an Acknowledge Bit to

the slave transmitter. The address pointer is only

incremented on reception of an Acknowledge

Clock. The M41T00S slave transmitter will now

place the data byte at address An+1 on the bus,

the master receiver reads and acknowledges the

new byte and the address pointer is incremented

to “An+2.”

This cycle of reading consecutive addresses will

continue until the master receiver sends a STOP

condition to the slave transmitter.

The system-to-user transfer of clock data will be

halted whenever the address being read is a clock

address (00h to 06h). The update will resume due

to a Stop Condition or when the pointer increments

to any non-clock address (07h).

Note: This is true both in READ Mode and WRITE

Mode.

An alternate READ Mode may also be implement-

ed whereby the master reads the M41T00S slave

without first writing to the (volatile) address point-

er. The first address that is read is the last one

stored in the pointer (see Figure 9., page 9).

Figure 7. Slave Address Location

AI00602

R/W

SLAVE ADDRESS

START

100

M41T00S 数据表(PDF) 8 Page - STMicroelectronics

M41T00S 数据表(HTML) 8 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

数据表下载