LSM9DS1TR datasheet(53/72 Pages) STMICROELECTRONICS

53 / 72 page

DocID025715 Rev 3

53/72

LSM9DS1

Accelerometer and gyroscope register description

7.26

CTRL_REG8 (22h)

Control register 8.

Table 70. CTRL_REG7_XL register description

High resolution mode for accelerometer enable. Default value: 0

(0: disabled; 1: enabled). Refer to Table 71

DCF[1:0]

Accelerometer digital filter (high pass and low pass) cutoff frequency selection: the band-

width of the high-pass filter depends on the selected ODR. Refer to Table 71

FDS

Filtered data selection. Default value: 0

(0: internal filter bypassed; 1: data from internal filter sent to output register and FIFO)

HPIS1

High-pass filter enabled for acceleration sensor interrupt function on Interrupt. Default

value: 0

(0: filter bypassed; 1: filter enabled)

Table 71. Low pass cutoff frequency in high resolution mode (HR = 1)

CTRL_REG7 (DCF [1:0])

LP cutoff freq. [Hz]

ODR/50

ODR/100

ODR/9

ODR/400

Table 72. CTRL_REG8 register

BOOT

BDU

H_LACTIVE

PP_OD

SIM

IF_ADD_INC

BLE

SW_RESET

Table 73. CTRL_REG8 register description

BOOT

Reboot memory content. Default value: 0

(0: normal mode; 1: reboot memory content(1))

1. Boot request is executed as soon as internal oscillator is turned-on. It is possible to set bit while in power-

down mode, in this case it will be served at the next normal mode or sleep mode.

BDU

Block data update. Default value: 0

(0: continuous update; 1: output registers not updated until MSB and LSB read)

H_LACTIVE

Interrupt activation level. Default value: 0

(0: interrupt output pins active high; 1: interrupt output pins active low)

PP_OD

Push-pull/open-drain selection on the INT1_A/G pin and INT2_A/G pin.

Default value: 0

(0: push-pull mode; 1: open-drain mode)

SIM

SPI serial interface mode selection. Default value: 0

(0: 4-wire interface; 1: 3-wire interface).

IF_ADD_INC

serial interface (I2C or SPI). Default value: 1

(0: disabled; 1: enabled)

BLE

Big/Little Endian data selection. Default value 0

(0: data LSB @ lower address; 1: data MSB @ lower address)

SW_RESET

Software reset. Default value: 0

(0: normal mode; 1: reset device)

This bit is cleared by hardware after next flash boot.

LSM9DS1TR 数据表(PDF) 53 Page - STMicroelectronics

LSM9DS1TR 数据表(HTML) 53 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

数据表下载