IS25LP032D-RBLE datasheet(84/118 Pages) ISSI

84 / 118 page

IS25LP032D

IS25WP032D

Integrated Silicon Solution, Inc.- www.issi.com

Rev. A12

08/04/2020

8.39 FAST READ DTR MODE OPERATION IN SPI MODE (FRDTR, 0Dh)

The FRDTR instruction is for doubling the data in and out. Signals are triggered on both rising and falling edge of

clock. The address is latched on both rising and falling edge of SCK, and data of each bit shifts out on both rising

and falling edge of SCK at a maximum frequency. The 2-bit address can be latched-in at one clock, and 2-bit data

can be read out at one clock, which means one bit at the rising edge of clock, the other bit at the falling edge of

clock.

The first address byte can be at any location. The address is automatically increased to the next higher address

after each byte of data is shifted out, so the whole memory can be read out in a single FRDTR instruction. The

address counter rolls over to 0 when the highest address is reached.

The sequence of issuing FRDTR instruction is: CE# goes low  Sending FRDTR instruction code (1bit per clock)

 3-byte address on SI (2-bit per clock)  8 dummy clocks (configurable, default is 8 clocks) on SI  Data out on

SO (2-bit per clock)  End FRDTR operation via driving CE# high at any time during data out.

While a Program/Erase/Write Status Register cycle is in progress, FRDTR instruction will be rejected without any

effect on the current cycle.

Figure 8.63 FRDTR Sequence In SPI Mode

CE #

SCK

Data Out 1

Instruction = 0Dh

CE #

SCK

3-byte Address

High Impedance

...

Mode 3

Mode 0

23 22 21

7 6 5 4 3

2 1

Data Out 2

7 6 5 4 3

2 1

Data Out ...

7 6

8 Dummy Cycles

20 19 18 17

5 ...

...

Note: Dummy cycles depends on Read Parameter setting. Detailed information in Table 6.11 Read Dummy Cycles.

IS25LP032D-RBLE 数据表(PDF) 84 Page - Integrated Silicon Solution, Inc

IS25LP032D-RBLE 数据表(HTML) 84 Page - Integrated Silicon Solution, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载