IS25LP016D-RBLE datasheet(8/114 Pages) ISSI

8 / 114 page

IS25LP016D

IS25WP016D

Integrated Silicon Solution, Inc.- www.issi.com

Rev. B10

03/09/2020

Top View, Balls Facing Down

RESET#(NC)

SCK

GND

VCC

CE#

WP#(IO2)

SO(IO1)

SI(IO0)

HOLD# or

RESET# (IO3)

(3)

(1,2)

24-ball TFBGA, 4x6 Ball Array (Package:G)

RESET#/(NC)

SCK

GND

VCC

CE#

WP#(IO2)

SO(IO1)

SI(IO0)

HOLD# or

RESET# (IO3)

Top View, Balls Facing Down

24-ball TFBGA, 5x5 Ball Array (Package:H)

(3)

(1,2)

Notes:

The pin can be configured as Hold# or Reset# by setting P7 bit of the Read Register. Pin default is Hold#.

Dedicated RESET# pin is available in devices with a dedicated part number, in these devices Pin 1 (16-pin

SOIC) or ball D4 (24-ball TFBGA) are set to Hold# regardless of P7 setting of the Read Register.

For compatibility, the pin can be disabled on dedicated part numbers by setting Bit0 (Dedicated RESET#

Disable) of the Function Register to “1” (default is “0” from factory on dedicated part numbers). An internal

pull-up resistor exists and the pin may be left floating if not used.

16-pin SOIC / 24-ball TFBGA

Device with HOLD#/RESET#

Device with dedicated RESET#

Pin1 / Ball D4

Hold#(IO3) or RESET#(IO3) by P7 bit setting

Hold#(IO3) only regardless of P7 bit setting

Pin3 / Ball A4

RESET#

Part Number Option

R or P

IS25LP016D-RBLE 数据表(PDF) 8 Page - Integrated Silicon Solution, Inc

IS25LP016D-RBLE 数据表(HTML) 8 Page - Integrated Silicon Solution, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载