数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

IS25LP016D-RBLE 数据表(PDF) 10 Page - Integrated Silicon Solution, Inc

部件名 IS25LP016D-RBLE
功能描述  SERIAL FLASH MEMORY WITH 133MHZ MULTI I/O SPI & QUAD I/O QPI DTR INTERFACE
PDF  114 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ISSI [Integrated Silicon Solution, Inc]
网页  http://www.issi.com
标志 ISSI - Integrated Silicon Solution, Inc

IS25LP016D-RBLE 数据表(HTML) 10 Page - Integrated Silicon Solution, Inc

Back Button IS25LP016D-RBLE Datasheet HTML 6Page - Integrated Silicon Solution, Inc IS25LP016D-RBLE Datasheet HTML 7Page - Integrated Silicon Solution, Inc IS25LP016D-RBLE Datasheet HTML 8Page - Integrated Silicon Solution, Inc IS25LP016D-RBLE Datasheet HTML 9Page - Integrated Silicon Solution, Inc IS25LP016D-RBLE Datasheet HTML 10Page - Integrated Silicon Solution, Inc IS25LP016D-RBLE Datasheet HTML 11Page - Integrated Silicon Solution, Inc IS25LP016D-RBLE Datasheet HTML 12Page - Integrated Silicon Solution, Inc IS25LP016D-RBLE Datasheet HTML 13Page - Integrated Silicon Solution, Inc IS25LP016D-RBLE Datasheet HTML 14Page - Integrated Silicon Solution, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 114 page
background image
IS25LP016D
IS25WP016D
Integrated Silicon Solution, Inc.- www.issi.com
10
Rev. B10
03/09/2020
For the device with RESET#/Hold#
SYMBOL
TYPE
DESCRIPTION
CE#
INPUT
Same as the description in previous page
SI (IO0),
SO (IO1)
INPUT/
OUTPUT
Same as the description in previous page
WP# (IO2)
INPUT/
OUTPUT
Same as the description in previous page
HOLD# (IO3)
INPUT/
OUTPUT
HOLD#/Serial Data IO (IO3):
When the QE bit of Status Register is set to “1”, HOLD#
pin is not available since it becomes IO3. When QE=0 the pin acts as HOLD#
regardless of the P7 bit of Read Register.
The HOLD# pin allows the device to be paused while it is selected. It pauses serial
communication by the master device without resetting the serial sequence. The
HOLD# pin is active low. When HOLD# is in a low state and CE# is low, the SO pin
will be at high impedance. Device operation can resume when HOLD# pin is brought
to a high state.
RESET#
INPUT
RESET#: This pin is available only for dedicated parts
The RESET# pin is a hardware RESET signal. When RESET# is driven HIGH, the
memory is in the normal operating mode. When RESET# is driven LOW, the memory
enters reset mode and output is High-Z. If RESET# is driven LOW while an internal
WRITE, PROGRAM, or ERASE operation is in progress, data may be lost.
It has an internal pull-up resistor and may be left floating if not used.
SCK
INPUT
Same as the description in previous page
Vcc
POWER
Same as the description in previous page
GND
GROUND
Same as the description in previous page
NC
Unused
Same as the description in previous page



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com