JS28F256P30T85 datasheet(87/102 Pages) INTEL

87 / 102 page

1-Gbit P30 Family

Datasheet

Intel StrataFlash® Embedded Memory (P30)

April 2005

Order Number: 306666, Revision: 001

Figure 42.

Buffer Program Flowchart

Buffer Programming Procedure

Start

Get Next

Target Address

Issue Buffer Prog. Cmd.

0xE8,

Word Address

Read Status Register

at Word Address

Write Buffer

Available?

SR[7] =

1 = Yes

Device

Supports Buffer

Writes?

Set Timeout or

Loop Counter

Timeout

or Count

Expired?

Write Confirm 0xD0

and Word Address

(Note 5)

Yes

Buffer Program Data,

Start Word Address

X = 0

0 = No

Yes

Use Single Word

Programming

Abort Buffer

Program?

X = N?

Write Buffer Data,

Word Address

X = X + 1

Write to another

Block Address

Buffer Program Aborted

Yes

Write Word Count,

Word Address

Suspend

Program

Loop

Read Status Register

(Note 7)

Is BP finished?

SR[7] =

Full Status

Check if Desired

Program Complete

Suspend

Program?

1=Yes

0=No

Yes

Issue Read

Status Register

Command

1. Word count value on D[7:0] is loaded into the word count

2. The device outputs the Status Register when read.

3. Write Buffer contents will be programmed at the issued word

address.

4. Align the start address on a Write Buffer boundary for

maximum programming performance (i.e., A[4:0] of the Start

Word Address = 0x00).

5. The Buffered Programming Confirm command must be

issued to an address in the same block, for example, the

original Start Word Address, or the last address used during the

loop that loaded the buffer data.

6. The Status Register indicates an improper command

sequence if the Buffer Program command is aborted; use the

Clear Status Register command to clear error bits.

7. The Status Register can be read from any address within

the programming partition.

Full status check can be done after all erase and write

sequences complete. Write 0xFF after the last operation to

place the partition in the Read Array state.

Bus

Operation

Idle

Read

Command

None

Write

Buffer Prog.

Setup

Read

None

Idle

None

Comments

Check SR[7]:

1 = WSM Ready

0 = WSM Busy

Status register Data

Addr = Note 7

Data = 0xE8

Addr = Word Address

SR[7] = Valid

Addr = Word Address

Check SR[7]:

1 = Write Buffer available

0 = No Write Buffer available

Write

(Notes 5, 6)

Buffer Prog.

Conf.

Data = 0xD0

Addr = Original Word Address

Write

(Notes 1, 2)

None

Data = N-1 = Word Count

N = 0 corresponds to count = 1

Addr = Word Address

Write

(Notes 3, 4)

None

Data = Write Buffer Data

Addr = Start Word Address

Write

(Note 3)

None

Data = Write Buffer Data

Addr = Word Address

JS28F256P30T85 数据表(PDF) 87 Page - Intel Corporation

JS28F256P30T85 数据表(HTML) 87 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

JS28F256P30T85 数据表(PDF) 87 Page - Intel Corporation

JS28F256P30T85 数据表(HTML) 87 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载