数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TMS320F2810PBKA 数据表(PDF) 63 Page - Texas Instruments

Click here to check the latest version.
部件名 TMS320F2810PBKA
功能描述  TMS320F281x Digital Signal Processors
PDF  173 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TMS320F2810PBKA 数据表(HTML) 63 Page - Texas Instruments

Back Button TMS320F2810PBKA Datasheet HTML 59Page - Texas Instruments TMS320F2810PBKA Datasheet HTML 60Page - Texas Instruments TMS320F2810PBKA Datasheet HTML 61Page - Texas Instruments TMS320F2810PBKA Datasheet HTML 62Page - Texas Instruments TMS320F2810PBKA Datasheet HTML 63Page - Texas Instruments TMS320F2810PBKA Datasheet HTML 64Page - Texas Instruments TMS320F2810PBKA Datasheet HTML 65Page - Texas Instruments TMS320F2810PBKA Datasheet HTML 66Page - Texas Instruments TMS320F2810PBKA Datasheet HTML 67Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 173 page
background image
t
su(XD)XRD
Lead
Active
Trail
DIN
t
d(XCOH-XZCSL)
t
d(XCOH-XA)
t
d(XCOHL-XRDL)
t
d(XCOHL-XZCSH)
t
d(XCOHL-XRDH)
WS (Async)
XCLKOUT = XTIMCLK
XCLKOUT = 1/2 XTIMCLK
XZCS0AND1 XZCS2
XZCS6AND7
,
,
XA[0:18]
XRD
XWE
XR/W
XD[0:15]
XREADY(Asynch)
t
su(XRDYasynchL)XCOHL
t
a(A)
t
h(XD)XRD
t
h(XRDYasynchH)XZCSH
See
Notes (A)
and (B)
See Note (C)
t
su(XRDYasynchH)XCOHL
See Note (D)
= Don’t care. Signal can be high or low during this time.
Legend:
t
e(XRDYasynchH)
See Note (E)
t
a(XRD)
t
h(XRDYasynchL)
63
TMS320F2810, TMS320F2811, TMS320F2812
www.ti.com
SPRS174U – APRIL 2001 – REVISED JULY 2019
Submit Documentation Feedback
Product Folder Links: TMS320F2810 TMS320F2811 TMS320F2812
Specifications
Copyright © 2001–2019, Texas Instruments Incorporated
(1)
N/A = “Don’t care” for this example
A.
All XINTF accesses (lead period) begin on the rising edge of XCLKOUT. When necessary, the device will insert an
alignment cycle before an access to meet this requirement.
B.
During alignment cycles, all signals will transition to their inactive state.
C.
During inactive cycles, the XINTF address bus will always hold the last address put out on the bus. This includes
alignment cycles.
D.
For each sample, setup time from the beginning of the access can be calculated as:
D = (XRDLEAD + XRDACTIVE – 3 + n) tc(XTIM) – tsu(XRDYAsynchL)XCOHL
where n is the sample number (n = 1, 2, 3, and so forth).
E.
Reference for the first sample is with respect to this point:
E = (XRDLEAD + XRDACTIVE – 2) tc(XTIM)
Figure 5-30. Example Read With Asynchronous XREADY Access
XTIMING register parameters used for this example:
XRDLEAD
XRDACTIVE
XRDTRAIL
USEREADY
X2TIMING
XWRLEAD
XWRACTIVE
XWRTRAIL
READYMODE
≥ 1
3
≥ 1
1
0
N/A(1)
N/A(1)
N/A(1)
1 = XREADY
(Async)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com