 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
ADP1032ACPZ-1-R7 数据表(PDF) 4 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADP1032ACPZ-1-R7 数据表(HTML) 4 Page - Analog Devices |
|
|
4 / 37 page  ADP1032 Data Sheet Rev. 0 | Page 4 of 37 Parameter Symbol Min Typ Max Unit Test Conditions/Comments POWER GOOD Power-Good Threshold Flyback Regulator Lower Limit VPG_FLYBACK_LL 87.5 90 92.5 % Fixed and adjustable output versions Upper Limit VPG_FYLBACK_UL 107.5 110 112.5 % Fixed and adjustable output versions Buck Regulator Lower Limit VPG_BUCK_LL 87.5 90 92.5 % Upper Limit VPG_BUCK_UL 107.5 110 112.5 % Glitch Rejection 1.36 µs Glitch of ±15% of the typical output Output Voltage Logic High VPWRGD_OH VMVDD − 0.4 V PWRGD current (IPWRGD) = −1 mA Logic Low VPWRGD_OL 0.4 V IPWRGD = 1 mA SLEW Voltage Level Threshold Slow Slew Rate 0.8 V Normal Slew Rate 2 V Input Current Slow Slew Rate −10 µA Slew voltage (VSLEW) = 0 V to 0.8 V Normal Slew Rate 10 µA VSLEW = 2 V to VINP Fast Slew Rate −1 +1 µA SLEW pin not connected CLOCK SYNCHRONIZATION SYNC Input Input Clock Range fSYNC 350 750 kHz Minimum On Pulse Width tSYNC_MIN_ON 100 ns Minimum Off Pulse Width tSYNC_MIN_OFF 150 ns High Logic VH (SYNC) 1.3 V Low Logic VL (SYNC) 0.4 V Leakage Current −1 +0.005 +1 µA SYNC voltage (VSYNC) = VSVDDx FLYBACK REGULATOR Output Voltage Range VOUT1 (ADJ) 6 28 V ADP1032ACPZ-1, ADP1032ACPZ-2, and ADP1032ACPZ-3 VOUT1 (FIXED) 24 V ADP1032ACPZ-4 and ADP1032ACPZ-5 Output Voltage Accuracy −1.5 1.5 % Fixed output options Feedback Voltage VFB1 0.8 V Feedback Voltage Accuracy −1.5 +1.5 % Adjustable output options Feedback Bias Current IFB1 0.05 µA Load Regulation (ΔVFB1/VFB1)/ ΔIOUT1 −0.0005 %/mA IOUT1 = 4 mA to 100 mA, IOUT2 = 30 mA Line Regulation (ΔVOUT1/VOUT1)/ ΔVINP 0.0002 %/V VINP = 18 V to 32 V, IOUT1 = 80 mA, IOUT2 = 10 mA Power Field Effect Transistor (FET) On Resistance RON (FLYBACK) 3 Ω SWP current (ISWP) = 100 mA Current-Limit Threshold ILIM (FLYBACK) 400 440 480 mA SWP Leakage Current 0.03 0.5 µA SWP voltage (VSWP) = 60 V SWP Capacitance CSWP 50 pF Switching Frequency fSW (FLYBACK) 235 250 265 kHz SYNC = low or high fSYNC/2 kHz SYNC = external clock Minimum On Time 425 ns Minimum Off Time 220 ns Soft Start Timer tSS (FLYBACK) 8 ms Severe Overvoltage Threshold SOVPFLYBACK 29.4 30 30.6 V Flyback regulator stops switching until the overvoltage is removed Severe Overvoltage Hysteresis SOVPFLYBACK_HYST 500 mV |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
