MWCT2116AFVLLPR datasheet(13/65 Pages) NXP

13 / 65 page

4.5 LVR, LVD and POR operating requirements

Table 5. VDD supply LVR, LVD and POR operating requirements

Symbol

Description

Min.

Typ.

Max.

Unit

Notes

VPOR

Rising and falling VDD POR detect voltage

1.1

1.6

2.0

VLVR

LVR falling threshold (RUN, HSRUN, and

STOP modes)

2.50

2.58

2.7

VLVR_HYST

LVR hysteresis

—

VLVR_LP

LVR falling threshold (VLPS/VLPR modes)

1.97

2.22

2.44

VLVD

Falling low-voltage detect threshold

2.8

2.875

VLVD_HYST

LVD hysteresis

—

VLVW

Falling low-voltage warning threshold

4.19

4.305

4.5

VLVW_HYST

LVW hysteresis

—

VBG

Bandgap voltage reference

0.97

1.00

1.03

1. Rising threshold is the sum of falling threshold and hysteresis voltage.

4.6 Power mode transition operating behaviors

All specifications in the following table assume this clock configuration:

• RUN Mode:

• Clock source: FIRC

• SYS_CLK/CORE_CLK = 48 MHz

• BUS_CLK = 48 MHz

• FLASH_CLK = 24 MHz

• HSRUN Mode:

• Clock source: SPLL

• SYS_CLK/CORE_CLK = 112 MHz

• BUS_CLK = 56 MHz

• FLASH_CLK = 28 MHz

• VLPR Mode:

• Clock source: SIRC

• SYS_CLK/CORE_CLK = 4 MHz

• BUS_CLK = 4 MHz

• FLASH_CLK = 1 MHz

• STOP1/STOP2 Mode:

• Clock source: FIRC

• SYS_CLK/CORE_CLK = 48 MHz

General

MWCT101XS Data Sheet, Rev. 3, 12/2019

NXP Semiconductors

MWCT2116AFVLLPR 数据表(PDF) 13 Page - NXP Semiconductors

MWCT2116AFVLLPR 数据表(HTML) 13 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

数据表下载