数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32G474PBY3TR 数据表(PDF) 199 Page - STMicroelectronics

部件名 STM32G474PBY3TR
功能描述  Arm® Cortex®-M4 32-bit MCUFPU, 170 MHz / 213 DMIPS, 128 KB SRAM, rich analog, math acc, 184 ps 12 chan Hi-res timer
PDF  236 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32G474PBY3TR 数据表(HTML) 199 Page - STMicroelectronics

Back Button STM32G474PBY3TR Datasheet HTML 195Page - STMicroelectronics STM32G474PBY3TR Datasheet HTML 196Page - STMicroelectronics STM32G474PBY3TR Datasheet HTML 197Page - STMicroelectronics STM32G474PBY3TR Datasheet HTML 198Page - STMicroelectronics STM32G474PBY3TR Datasheet HTML 199Page - STMicroelectronics STM32G474PBY3TR Datasheet HTML 200Page - STMicroelectronics STM32G474PBY3TR Datasheet HTML 201Page - STMicroelectronics STM32G474PBY3TR Datasheet HTML 202Page - STMicroelectronics STM32G474PBY3TR Datasheet HTML 203Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 199 / 236 page
background image
DS12288 Rev 5
199/236
STM32G474xB STM32G474xC STM32G474xE
Electrical characteristics
200
Figure 52. Quad SPI timing diagram - SDR mode
tw(CKH) Quad SPI clock high
and low time
Even division
PRESCALER [7:0]
n =0,1, 3, 5 ...
t(CK)/2
-
t(CK)/2+1
ns
tw(CKL)
t(CK)/2-1
-
t(CK)/2
tw(CKH) Quad SPI clock high and
low time
Odd division
PRESCALER [7:0]
n =2,4, 6, 8...
(n/2)*t(CK)/(n+1)
-
(n/2)*t(CK)/(n+1) + 1
tw(CKL)
(n/2+1)*t(CK)/(n+1) - 1
-
(n/2+1)*t(CK)/(n+1)
tsr(IN)
Data input setup time on
rising edge
1.71 < VDD< 3.6 V
1
-
-
tsf(IN)
Data input setup time on
falling edge
1.71 < VDD< 3.6 V
1
-
-
thr(IN)
Data input hold time on
rising edge
1.71 < VDD< 3.6 V
6
-
-
thf(IN)
Data input hold time on
falling edge
1.71 < VDD< 3.6 V
5
-
-
tvr(OUT)
Data output valid time on
rising edge
1.71 < VDD< 3.6 V
DHHC = 0
-
7.5
8
1.71 < VDD< 3.6 V
DHHC = 1
Thclk/2
+1
Thclk/2+1.5
tvf(OUT) Data output valid time
1.71 < VDD< 3.6 V
DHHC = 0
-
710
1.71 < VDD< 3.6 V
DHHC = 1
Thclk/2
+1
Thclk/2+2
thr(OUT)
Data output hold time on
rising edge
1.71 < VDD< 3.6 V
DHHC = 0
2-
-
1.71 < VDD< 3.6 V
DHHC = 1
Thclk/2+ 0.5
-
-
thf(OUT)
Data output hold time on
falling edge
1.71 < VDD< 3.6 V
DHHC = 0
3-
-
1.71 < VDD< 3.6 V
DHHC = 1
Thclk/2+0.5
-
-
1. Guaranteed by characterization results.
Table 109. QUADSPI characteristics in DDR mode(1) (continued)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
MSv36878V1
Data output
D0
D1
D2
Clock
Data input
D0
D1
D2
t(CK)
tw(CKH)
tw(CKL)
tr(CK)
tf(CK)
ts(IN)
th(IN)
tv(OUT)
th(OUT)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com