STM32WL55JC datasheet(21/145 Pages) STMICROELECTRONICS

21 / 145 page

DS13293 Rev 1

21/145

STM32WL55/54xx

Functional overview

Transmitter low output power

The transmit low output power up to + 15 dBm on full VDD range (1.8 to 3.6 V), is supported

through the RFO_LP RF pin. For this, the REG PA must be supplied from the regulated

VFBSMPS supply at 1.55 V, as shown in the figure below.

The output power range is programmable in 32 steps of ~1 dB. The power amplifier ramping

timing is also programmable.This allows adaptation to meet radio regulation requirements.

Figure 4. Low output power PA

3.9.4

Receiver

The receive chain comprises a differential low-noise amplifier (LNA), a down-converter to

low-IF by mixer operation in quadrature configuration. The I and Q signals are low pass

filtered and a Ʃ∆ ADC converts them into the digital domain. In the digital modem, the

signals are decimated, further down converted and channel filtered. The demodulation is

done according to the selected modulation scheme.

The down mixing to low-IF is done by mixing the receive signal with the local RF-PLL

located in the negative frequency, where -flo = -frf + -fif. (where flo is the local RF-PLL

frequency, frf is the received signal and fif is the intermediate frequency). The wanted signal

is located at frf = flo + fif.

The receiver features automatic I and Q calibration, that improves image rejection. The

calibration is done automatically at startup before using the receiver, and can be requested

by command.

The receiver supports LoRa, (G)MSK and (G)FSK modulations.

3.9.5

RF-PLL

The RF-PLL is used as the frequency synthesizer for the generation of the local oscillator

frequency (flo) for both transmit and receive chains. The RF-PLL uses auto calibration and

MSv62617V2

Note: Use of the SMPS is optional. When SMPS is not used, the BOM can be reduced by removing the coil

between VLXSMPS and VFBSMPS pins.

VLXSMPS

VFBSMPS (1.55V)

VDDPA

VR_PA (up to 1.35V)

RFO_LP

LDO/SMPS

REG

LP PA

LDO mode

SMPS mode

VDDSMPS (1.8 to 3.6V)

VDD

VLXSMPS

VFBSMPS (1.55V)

VDDPA

VR_PA (up to 1.35V)

RFO_LP

LDO/SMPS

REG

VDD

LP PA

VDDSMPS (1.8 to 3.6V)

STM32WL55JC 数据表(PDF) 21 Page - STMicroelectronics

STM32WL55JC 数据表(HTML) 21 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载