STM32WL55JC datasheet(39/145 Pages) STMICROELECTRONICS

39 / 145 page

DS13293 Rev 1

39/145

STM32WL55/54xx

Functional overview

•

three event flags (DMA half-transfer, DMA transfer complete and DMA transfer error),

logically ORed together in a single interrupt request for each channel

•

memory-to-memory transfer

•

peripheral-to-memory, memory-to-peripheral, and peripheral-to-peripheral transfers

•

access to Flash memory, SRAM, APB and AHB peripherals, as source and destination

•

programmable number of data to be transferred (up to 65536)

•

secure and privileged support per channel level configuration

DMAMUX1 is used to route the peripherals with DMA source support, to any DMA channel.

3.18

Interrupts and events

3.18.1

Nested vectored interrupt controller (NVIC)

The devices embed an NIVC able to manage 16 priority levels, and to handle up to

62 maskable interrupt channels plus the 16 interrupt lines of the Cortex-M4.

The device also embeds an NVIC able to manage four priority levels, and handles up to

32 maskable interrupt channels plus the 16 interrupt lines of the Cortex-M0+.

The NVIC benefits are the following:

•

low-latency interrupt processing

•

interrupt entry vector table address passed directly to the core

•

early processing of interrupts

•

processing of late-arriving higher-priority interrupts

•

support for tail chaining

•

processor state automatically saved

•

interrupt entry restored on interrupt exit, with no instruction overhead

The NVIC hardware block provides flexible interrupt management features with minimal

interrupt latency.

3.18.2

Extended interrupt/event controller (EXTI)

The EXTI manages wakeup through configurable and direct event inputs. It provides wake-

up requests to the power control, and generates interrupt requests to the CPU1/2 NVIC and

events to the CPU1/2 event input.

Configurable events/interrupts come from peripherals that are able to generate a pulse and

allow the selection between the event/interrupt trigger edge and a software trigger.

Direct events/interrupts come from peripherals having their own clearing mechanism.

Table 11. DMA1 and DMA2 implementation

Feature

DMA1

DMA2

Number of channels

STM32WL55JC 数据表(PDF) 39 Page - STMicroelectronics

STM32WL55JC 数据表(HTML) 39 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载