数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

ZSC31015EAG1-R 数据表(PDF) 9 Page - Renesas Technology Corp

部件名 ZSC31015EAG1-R
功能描述  RBicdLite??Analog Output Sensor Signal Conditioner with Diagnostic Features
PDF  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

ZSC31015EAG1-R 数据表(HTML) 9 Page - Renesas Technology Corp

Back Button ZSC31015EAG1-R Datasheet HTML 5Page - Renesas Technology Corp ZSC31015EAG1-R Datasheet HTML 6Page - Renesas Technology Corp ZSC31015EAG1-R Datasheet HTML 7Page - Renesas Technology Corp ZSC31015EAG1-R Datasheet HTML 8Page - Renesas Technology Corp ZSC31015EAG1-R Datasheet HTML 9Page - Renesas Technology Corp ZSC31015EAG1-R Datasheet HTML 10Page - Renesas Technology Corp ZSC31015EAG1-R Datasheet HTML 11Page - Renesas Technology Corp ZSC31015EAG1-R Datasheet HTML 12Page - Renesas Technology Corp ZSC31015EAG1-R Datasheet HTML 13Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 53 page
background image
© 2016 Integrated Device Technology, Inc
9
November 14, 2016
ZSC31015 Datasheet
Parameter
Symbol
Conditions
Min
Typ
Max
Unit
1.3.6.
Diagnostics
Upper diagnostic output level
VDIA,H
97.5%
VDD
Lower diagnostic output level
VDIA,L
2.5%
VDD
Minimum load resistor for power
loss
2)
RL,OUT_PS
Pull-up or pull-down in Analog
Output Mode
5
k
1.3.7.
External Temperature Measurement
External Temperature (ExtTemp)
Signal Input Range
VTSE
150
800
mV
Required External Temperature
Diode Sensitivity
STTSE
1.9
3.25
mV/K
Temperature Span with External
Temperature Diode
TTSE_SP
-50
150
°C
1.3.8.
Parameters for ZACwi
re™ Serial Interface
ZACwire
™
Line Resistance *
RZAC,load
The rise time must be tZAC,rise =
2
 R
ZAC,load  CZACload  5µs.
If using a pull-up resistor instead
of a line resistor, it must meet
this specification. The absolute
maximum for CZACload is 15nF.
3.9
k
Ω
ZACwire
™
Load Capacitance *
CZAC,load
0
1
15
nF
Voltage Level Low *
VZAC,low
0
0.2
VDD
Voltage Level High *
VZAC,low
0.8
1
VDD
1.3.9.
Parameters for System Response
Start-Up-Time
tSTA
Power-up to output
Update_rate = 1 kHz (1 ms)
8
ms
Response Time
– Analog Output
tRESP-A
Update_rate = 1 kHz (1 ms)
1
2
ms
Response and Transmission
Time for Digital Output
tRES, DIG
Varies with update rate. Value
given at fastest rate.
1.6
ms
Sampling Rate
fS
Update_rate = 1 kHz (1 ms)
1000
Hz
Overall Linearity Error
– Digital
ELIND
Bridge input to output
0.025
0.04
%
Overall Linearity Error
– Analog
ELINA
Bridge input to output
0.1
0.2
%
Overall Ratiometricity Error
REout
±10%VDD, Not using Bsink
feature
0.035
%



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com