数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADL8104ACPZN-R7 数据表(PDF) 6 Page - Analog Devices

部件名 ADL8104ACPZN-R7
功能描述  Wideband, High Linearity, Low Noise Amplifier, 0.4 GHz to 7.5 GHz
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADL8104ACPZN-R7 数据表(HTML) 6 Page - Analog Devices

Back Button ADL8104ACPZN-R7 Datasheet HTML 2Page - Analog Devices ADL8104ACPZN-R7 Datasheet HTML 3Page - Analog Devices ADL8104ACPZN-R7 Datasheet HTML 4Page - Analog Devices ADL8104ACPZN-R7 Datasheet HTML 5Page - Analog Devices ADL8104ACPZN-R7 Datasheet HTML 6Page - Analog Devices ADL8104ACPZN-R7 Datasheet HTML 7Page - Analog Devices ADL8104ACPZN-R7 Datasheet HTML 8Page - Analog Devices ADL8104ACPZN-R7 Datasheet HTML 9Page - Analog Devices ADL8104ACPZN-R7 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 23 page
background image
ADL8104
Data Sheet
Rev. 0 | Page 6 of 23
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
12
11
10
1
3
4
9
2
GND
RFIN
NC
NC
NC
NOTES
1. NO CONNECT. THESE PINS ARE NOT CONNECTED
INTERNALLY. THESE PINS MUST BE CONNECTED
TO THE RF AND DC GROUND.
2. EXPOSED PAD. THE EXPOSED PAD
MUST BE CONNECTED TO THE RF
AND DC GROUND.
RFOUT
GND
NC
ADL8104
TOP VIEW
(Not to Scale)
Figure 2. Pin Configuration
Table 8. Pin Function Descriptions
Pin No.
Mnemonic
Description
1, 10
GND
Ground. The GND pin must be connected to the RF and dc ground. See Figure 6 for the interface schematic.
2
RFIN
RF Input. The RFIN pin is ac-coupled and matched to 50 Ω. See Figure 4 for the interface schematic.
3 to 9, 12, 13, 16
NC
No Connect. These pins are not connected internally. These pins must be connected to the RF and dc ground.
11
RFOUT
RF Output. The RFOUT pin is ac-coupled and matched to 50 Ω. See Figure 5 for the interface schematic.
14
VDD
Drain Supply Voltage for the Amplifier. See Figure 5 for the interface schematic.
15
RBIAS
Current Mirror Bias Resistor. Use the RBIAS pin to set the quiescent current by connecting an external bias
resistor as defined in Table 9. Refer to Figure 87 for the bias resistor connection. See Figure 3 for the
interface schematic.
EPAD
Exposed Pad. The exposed pad must be connected to the RF and dc ground.
INTERFACE SCHEMATICS
RBIAS
Figure 3. RBIAS Interface Schematic
RFIN
Figure 4. RFIN Interface Schematic
VDD
RFOUT
Figure 5. VDD and RFOUT Interface Schematic
GND
Figure 6. GND Interface Schematic



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com