M34E02 datasheet(9/23 Pages) STMICROELECTRONICS

9 / 23 page

9/23

M34E02

Figure 8. Write Mode Sequences in a Non Write-Protected Area

Write Operations

Following a Start condition the bus master sends

a Device Select Code with the RW bit reset to 0.

The device acknowledges this, as shown in Figure

8, and waits for an address byte. The device re-

sponds to the address byte with an acknowledge

bit, and then waits for the data byte.

When the bus master generates a Stop condition

immediately after the Ack bit (in the “10th bit” time

slot), either at the end of a Byte Write or a Page

Write, the internal memory Write cycle is triggered.

A Stop condition at any other time slot does not

trigger the internal Write cycle.

During the internal Write cycle, Serial Data (SDA)

and Serial Clock (SCL) are ignored, and the de-

vice does not respond to any requests.

Byte Write

After the Device Select Code and the address

byte, the bus master sends one data byte. If the

addressed location is hardware write-protected,

the device replies to the data byte with NoAck, and

the location is not modified. If, instead, the ad-

dressed location is not Write-protected, the device

replies with Ack. The bus master terminates the

transfer by generating a Stop condition, as shown

in Figure 8.

Page Write

The Page Write mode allows up to 16 bytes to be

written in a single Write cycle, provided that they

are all located in the same page in the memory:

that is, the most significant memory address bits

are the same. If more bytes are sent than will fit up

to the end of the page, a condition known as ‘roll-

over’ occurs. This should be avoided, as data

starts to become overwritten in an implementation

dependent way.

The bus master sends from 1 to 16 bytes of data,

each of which is acknowledged by the device if

Write Control (WC) is Low. If the addressed loca-

tion is hardware write-protected, the device replies

to the data byte with NoAck, and the locations are

not modified. After each byte is transferred, the in-

ternal byte address counter (the 4 least significant

address bits only) is incremented. The transfer is

terminated by the bus master generating a Stop

condition.

BYTE WRITE

DEV SEL

BYTE ADDR

DATA IN

PAGE WRITE

DEV SEL

BYTE ADDR

DATA IN 1

DATA IN 2

AI01941

DATA IN N

ACK

R/W

ACK

R/W

ACK

M34E02 数据表(PDF) 9 Page - STMicroelectronics

M34E02 数据表(HTML) 9 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

数据表下载