| 数据搜索系统,热门电子元器件搜索 |
|
ADMV7320 数据表(PDF) 1 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADMV7320 数据表(HTML) 1 Page - Analog Devices |
|
1 / 29 page ![]() E-Band Upconverter SiP, 81 GHz to 86 GHz Data Sheet ADMV7320 Rev. C Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibilityisassumedbyAnalogDevicesforitsuse,norforanyinfringementsofpatentsorother rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2019–2020 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com FEATURES Maximum conversion gain: 33 dB typical Gain tuning range: 40 dB minimum PSAT: 26 dBm typical for a gain = 23.5 dB and 19.5 dB OIP3: 31 dBm typical for a gain = 23.5 dB and POUT = 16.5 dBm per tone OP1dB: 25 dBm typical for a gain = 23.5 dB and 19.5 dB Built-in power detector Built-in envelope detector for LO nulling Fully integrated, surface-mount, 50-terminal, 16.00 mm × 14.00 mm LGA_CAV package APPLICATIONS E-band communication systems High capacity wireless backhauls Test and measurement Aerospace and defense GENERAL DESCRIPTION The ADMV7320 is a fully integrated system in package (SiP), in phase/quadrature (I/Q) upconverter that operates between an intermediate frequency (IF) input range of dc and 2 GHz and a radio frequency (RF) output range of 81 GHz and 86 GHz. The device uses an image rejection mixer that is driven by a 6× local oscillator (LO) multiplier. The mixer RF output is followed by a variable gain amplifier (VGA) and a power amplifier (PA), providing a conversion gain of 33 dB typical. Differential I and Q mixer inputs are provided and can be driven with differential I and Q baseband waveforms for direct conversion applications. Alternatively, the inputs can be driven using an external 90° hybrid and two external 180 hybrids for single-ended applications. The ADMV7320 comes in a fully integrated, surface-mount, 50-terminal, 16.00 mm × 14.00 mm, chip array small outline no lead cavity (LGA_CAV) package. The ADMV7320 operates over the −40°C to +85°C temperature range. FUNCTIONAL BLOCK DIAGRAM 1 2 3 4 5 6 7 9 10 11 12 PORT 1 RFOUT ADMV7320 GND IF_IP IF_IN GND IF_QN IF_QP VGA_VG12 GND VGA_VD12 ENV_DET GND VGA_CTL12 ×6 VGA PA 8 Figure 1. |
类似零件编号 - ADMV7320 |
|
类似说明 - ADMV7320 |
|
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |