数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MCP47FVB11 数据表(PDF) 21 Page - Microchip Technology

部件名 MCP47FVB11
功能描述  8-/10-/12-Bit Single/Dual Voltage Output Nonvolatile Digital-to-Analog Converters with SPI Interface
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

MCP47FVB11 数据表(HTML) 21 Page - Microchip Technology

Back Button MCP47FVB11 Datasheet HTML 17Page - Microchip Technology MCP47FVB11 Datasheet HTML 18Page - Microchip Technology MCP47FVB11 Datasheet HTML 19Page - Microchip Technology MCP47FVB11 Datasheet HTML 20Page - Microchip Technology MCP47FVB11 Datasheet HTML 21Page - Microchip Technology MCP47FVB11 Datasheet HTML 22Page - Microchip Technology MCP47FVB11 Datasheet HTML 23Page - Microchip Technology MCP47FVB11 Datasheet HTML 24Page - Microchip Technology MCP47FVB11 Datasheet HTML 25Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 92 page
background image
 2015 Microchip Technology Inc.
DS20005429B-page 21
MCP48FEBXX
TABLE 1-3:
SPI REQUIREMENTS (MODE = 11)
SPI AC Characteristics
Standard Operating Conditions (unless otherwise specified):
Operating Temperature: -40
C  TA  +125C (Extended)
Operating Voltage range is described in DC Characteristics.
Param.
No.
Symbol
Characteristic
Min.
Max. Units
Conditions
FSCK
SCK input frequency
10
MHz VDD = 2.7V to 5.5V
(Read Command)
—20
MHz VDD = 2.7V to 5.5V
(All Other Commands)
—1
MHz VDD = 1.8V to 2.7V
70
TcsA2scH CS Active (VIL) to command’s 1st SCK input
60
ns
71
TscH
SCK input high time
20
ns
VDD = 2.7V to 5.5V
400
ns
VDD = 1.8V to 2.7V
72
TscL
SCK input low time
20
ns
VDD = 2.7V to 5.5V
400
ns
VDD = 1.8V to 2.7V
73
TdiV2scH Setup time of SDI input to SCK
 edge
10
ns
74
TscH2diL Hold time of SDI input from SCK
 edge
20
ns
77
TcsH2DOZCS Inactive (VIH) to SDO output hi-impedance
50
ns
Note 1
80
TscL2doV SDO data output valid after SCK
 edge
45
ns
VDD = 2.7V to 5.5V
170
ns
VDD = 1.8V to 2.7V
83
TscH2csL CS Inactive (VIH) after SCK edge
100
ns
VDD = 2.7V to 5.5V
1µs
VDD = 1.8V to 2.7V
84
TcsH
CS high time (VIH)
50
ns
94
TLATSU
LAT
 to SCK
(write data 24th bit) setup time 20
ns
Write Data transferred (4)
96
TLAT
LAT high or low time
20
ns
97
THVCSU
HVC
 to SCK  (1st data bit)
(HVC setup time)
0
ns
High-Voltage Commands(1)
98
THVCHD
SCK
(last bit of command (8th or 24th bit))
to HVC
 (HVC hold time)
25
ns
High-Voltage Commands(1)
Note 1
This parameter is ensured by design.
Note 4
The transition of the LAT signal must occur 10 ns before the rising edge of the 24th SCK signal (Spec 94) or
the current register data value may not be transferred to the output latch (VOUT) before the register is
overwritten with the new value.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com