数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

K32L2AX 数据表(PDF) 13 Page - NXP Semiconductors

部件名 K32L2AX
功能描述  K32 L2A Microcontroller with 512 KB Flash and 128 KB SRAM
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

K32L2AX 数据表(HTML) 13 Page - NXP Semiconductors

Back Button K32L2AX Datasheet HTML 9Page - NXP Semiconductors K32L2AX Datasheet HTML 10Page - NXP Semiconductors K32L2AX Datasheet HTML 11Page - NXP Semiconductors K32L2AX Datasheet HTML 12Page - NXP Semiconductors K32L2AX Datasheet HTML 13Page - NXP Semiconductors K32L2AX Datasheet HTML 14Page - NXP Semiconductors K32L2AX Datasheet HTML 15Page - NXP Semiconductors K32L2AX Datasheet HTML 16Page - NXP Semiconductors K32L2AX Datasheet HTML 17Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 96 page
background image
Table 4. Peripheral Clocks (continued)
Source Module
Module Reset
Bus Interface
Clock
Bus Interface
Clock Gating
Control
Peripheral
Functional Clock
PCCn Functional
Clock Divider
SRAM
Chip Reset
DIVCORE_CLK
System Register
File
POR
DIVSLOW_CLK
Analog
TSI
Chip Reset not
VLLS
DIVSLOW_CLK
Yes
ADC
Chip Reset
DIVSLOW_CLK
Yes
SCG DIV3
VREF
Chip Reset
DIVSLOW_CLK
Yes
DAC
Chip Reset
DIVSLOW_CLK
Yes
CMP
Chip Reset
DIVSLOW_CLK
Yes
Timers
TPM
Chip Reset
DIVSLOW_CLK
Yes
SCG DIV3
LPIT
Chip Reset
DIVSLOW_CLK
Yes
SCG DIV3
Low-Power Timer
(LPTMR)3
POR/LVD
DIVSLOW_CLK
Yes
LPO, ERCLK2,
SIRC,
OSC32KCLK
Real-time Clock
(RTC)4
POR
DIVSLOW_CLK
Yes
OSC32KCLK, LPO
TSTMR
Chip Reset
DIVSLOW_CLK
SIRCLK @ 1 MHz
Communications
USB
Chip Reset
DIVCORE_CLK5
Yes
SCG DIV1,
USB_CLKIN 6
3-bit Divide, 1-bit
Fraction 7
LPSPI
Chip Reset
DIVSLOW_CLK
Yes
SCG DIV3
LPI2C
Chip Reset
DIVSLOW_CLK
Yes
SCG DIV3
LPUART
Chip Reset
DIVSLOW_CLK
Yes
SCG DIV3
EMVSIM
Chip Reset
DIVSLOW_CLK
Yes
SCG DIV3
FlexIO
Chip Reset
DIVSLOW_CLK
Yes
SCG DIV3
GPIO controller
Chip Reset
DIVCORE_CLK
1. Watchdog clock sources are selected by WDOGx_CS[CLK]
2. ERCLK is either from an external pin or from the SCG Internal OSC (SOSC) and configured with the
SCG_SOSCCFG[EREFS] bit.
3. LPTMR clock sources are selected by LPTMR_PSR[PCS]
4. RTC clock sources are selected by RTC_CR[LPOS]
5. For the USB FS OTG controller to operate, the minimum required DIVCORE_CLK is 24 MHz (half of USB functional
clock)
6. An additional external clock USB_CLKIN, can also selected via PCCUSB0FS, and device's PORTx MUX field
7. Additional 3bit Divide field and 1-bit Fractional field reside in PCCUSB0FS register
Overview
K32 L2A Microcontroller with 512 KB Flash and 128 KB SRAM, Rev. 3, 02/2021
13
NXP Semiconductors



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com