 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
PIMXRT516SCVP5A 数据表(PDF) 72 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PIMXRT516SCVP5A 数据表(HTML) 72 Page - NXP Semiconductors |
|
|
72 / 124 page  i.MX RT1160 Crossover Processors Data Sheet for Consumer Products, Rev. 0, 04/2021 72 NXP Semiconductors Electrical characteristics Figure 32. SAI timing—Slave mode 4.8 Analog The following sections provide information about analog interfaces. 4.8.1 12-bit ADC electrical specifications All ADC channels meet the 12-bit single-ended accuracy specifications. S17 SAI_RXD setup before SAI_BCLK 6 — ns S18 SAI_RXD hold after SAI_BCLK 2 — ns Table 73. ADC electrical specifications (VREFH = VDD_ANA_181 and VADINmax ≤ VREFH) Symbol Description Min Typ Max Unit Notes VADIN Input voltage VREFL —VREFH V — VREFH ADC high reference supply input 1.0 1.8 1.89 V — CADIN Input capacitance — 4.5 — pF — RADIN Input resistance — 500 — — RAS Analog source resistance — — 5 K 2 fADCK ADC conversion clock frequency 8 — 88 MHz — Csample Sample cycles 3.5 — 131.5 Cycles 3 Ccompare Fixed compare cycles — 17.5 — Cycles — Cconversion Conversion cycles Cconversion = Csample + Ccompare Cycles — Table 72. Slave mode SAI timing Num Characteristic Min Max Unit |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
