| 数据搜索系统,热门电子元器件搜索 |
|
PIMXRT516SCVP5A 数据表(PDF) 92 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PIMXRT516SCVP5A 数据表(HTML) 92 Page - NXP Semiconductors |
|
92 / 124 page ![]() i.MX RT1160 Crossover Processors Data Sheet for Consumer Products, Rev. 0, 04/2021 92 NXP Semiconductors Electrical characteristics Figure 45 shows MII transmit signal timings. Table 90 describes the timing parameters (M5–M8) shown in the figure. Figure 45. MII transmit signal timing diagram 1 ENET_TX_EN, ENET_TX_CLK, and ENET0_TXD0 have the same timing in 10-Mbps 7-wire interface mode. 4.9.4.1.3 MII asynchronous inputs signal timing (ENET_CRS and ENET_COL) Figure 46 shows MII asynchronous input timings. Table 91 describes the timing parameter (M9) shown in the figure. Figure 46. MII asynchronous inputs timing diagram 1 ENET_COL has the same timing in 10-Mbit 7-wire interface mode. Table 90. MII transmit signal timing ID Characteristic1 Min. Max. Unit M5 ENET_TX_CLK to ENET_TX_DATA3,2,1,0, ENET_TX_EN, ENET_TX_ER invalid 5— ns M6 ENET_TX_CLK to ENET_TX_DATA3,2,1,0, ENET_TX_EN, ENET_TX_ER valid —20 ns M7 ENET_TX_CLK pulse width high 35% 65% ENET_TX_CLK period M8 ENET_TX_CLK pulse width low 35% 65% ENET_TX_CLK period Table 91. MII asynchronous inputs signal timing ID Characteristic Min. Max. Unit M91 ENET_CRS to ENET_COL minimum pulse width 1.5 — ENET_TX_CLK period ENET_TX_CLK (input) ENET_TX_DATA3,2,1,0 M7 M8 M5 M6 ENET_TX_ER ENET_TX_EN (outputs) ENET_CRS, ENET_COL M9 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |