VS6624P0LP datasheet(30/100 Pages) STMICROELECTRONICS

30 / 100 page

Data synchronization methods

VS6624

30/100

Rev 1

In automatic mode the HSYNC signal envelops all the active video data on every line in the

output frame regardless of the programmed image size. Line codes (if selected) fall outside

the HSYNC envelope as shown in

Figure 14.

Figure 14. HSYNC timing example

If manual mode is selected then the pixel positions for HSYNC rising edge and falling edge

are programmable. The pixel position for the rising edge of HSYNC is programmed in the

bHSyncRising registers. The pixel position for the falling edge of HSYNC is programmed in

the bHSyncFalling registers.

Vertical synchronization (VSYNC)

The VSYNC signal is controlled by the bSyncSetup register. The following options are

available:

●

enable/disable

●

select polarity

●

manual or automatic

In automatic mode the VSYNC signal envelops all the active video lines in the output frame

regardless of the programmed image size as shown in

Figure 15.

SAV Code

EAV Code

ACTIVE VIDEO DATA

hsync=1

EAV Code

BLANKING DATA

hsync=0

00 00 XY 80 10 80 10 80 10

80 10

00 00 XY

D0 D1 D2 D3 D0 D1 D2 D3

D2 D3 FF 00 00 XY

VS6624P0LP 数据表(PDF) 30 Page - STMicroelectronics

VS6624P0LP 数据表(HTML) 30 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

数据表下载