| 数据搜索系统,热门电子元器件搜索 |
|
PLL601-12SC-R 数据表(PDF) 4 Page - PhaseLink Corporation |
|
|
|||||||||||||||||||||||||||||
PLL601-12SC-R 数据表(HTML) 4 Page - PhaseLink Corporation |
|
4 / 5 page ![]() PLL601-12 Dual Output PLL Clock with Selectable Odd Multiplier 47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 09/03/04 Page 4 5. Jitter Specifications PARAMETERS CONDITIONS MIN. TYP. MAX. UNITS Max. Absolute Jitter, peak-to-peak Short term 60 100 ps Max. Jitter, cycle to cycle 60 ps Phase Noise, relative to carrier, 125Mhz(x5) 100 Hz offset 105 dBc/Hz Phase Noise, relative to carrier, 125Mhz(x5) 1kHz offset 125 dBc/Hz Phase Noise, relative to carrier, 125Mhz(x5) 10kHz offset 130 dBc/Hz Phase Noise, relative to carrier, 125Mhz(x5) 100kHz offset 125 dBc/Hz |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |