数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCF8536AT 数据表(PDF) 28 Page - NXP Semiconductors

部件名 PCF8536AT
功能描述  Universal 36 횞 4 LCD segment driver
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

PCF8536AT 数据表(HTML) 28 Page - NXP Semiconductors

Back Button PCF8536AT Datasheet HTML 24Page - NXP Semiconductors PCF8536AT Datasheet HTML 25Page - NXP Semiconductors PCF8536AT Datasheet HTML 26Page - NXP Semiconductors PCF8536AT Datasheet HTML 27Page - NXP Semiconductors PCF8536AT Datasheet HTML 28Page - NXP Semiconductors PCF8536AT Datasheet HTML 29Page - NXP Semiconductors PCF8536AT Datasheet HTML 30Page - NXP Semiconductors PCF8536AT Datasheet HTML 31Page - NXP Semiconductors PCF8536AT Datasheet HTML 32Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 51 page
background image
NXP Semiconductors
PCF8551
Universal 36 × 4 LCD segment driver
Slave address
Bit
7
MSB
6
5
4
3
2
1
0
LSB
0
1
1
1
0
0
0
R/W
Table 12. I2C slave address byte
The least significant bit of the slave address byte is bit R/W (see Table 13).
R/W
Description
0
write data
1
read data
Table 13. R/W-bit description
10.2 SPI-bus interface of the PCF8551B
Data transfer to the device is made via a 3-line SPI-bus (see Table 14). There is no
dedicated output data line. The SPI-bus is initialized whenever the chip enable line pin
CE is pulled down.
Symbol Function
Description
CE
chip enable input[1]; active LOW when HIGH, the interface is reset
SCL
serial clock input
input may be higher than VDD
SDIO
serial data input/output
input data are sampled on the rising edge of SCL,
output data are valid after the falling edge of SCL
Table 14. Serial interface
[1]
The chip enable must not be wired permanently LOW.
10.2.1 Data transmission
The chip enable signal is used to identify the transmitted data. Each data transfer is a
byte with the Most Significant Bit (MSB) sent first.
The transmission is controlled by the active LOW chip enable signal CE. The first byte
transmitted is the register address comprising of the address pointer and the R/W bit.
aaa-011938
data bus
CE
DATA
DATA
DATA
REGISTER ADDRESS
Figure 19. Data transfer overview
Bit
Symbol
Value
Description
data read or write selection
0
write data
7
R/W
1
read data
Table 15. Address byte definition
PCF8551
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
Product data sheet
Rev. 3.1 — 3 May 2021
28 / 51



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com