| 数据搜索系统,热门电子元器件搜索 |
|
PLL702-01XC-R 数据表(PDF) 4 Page - PhaseLink Corporation |
|
|
|||||||||||||||||||||||||||||
PLL702-01XC-R 数据表(HTML) 4 Page - PhaseLink Corporation |
|
4 / 8 page ![]() PLL702-01 Clock Generator for PowerPC Based Applications 47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 07/18/05 Page 4 APPLICATION DIAGRAM: BI-DIRECTIONAL PINS WITH INTERNAL PULL-UP Latch Power Up Reset Jumper options R UP/4 Clock Load Latched Input Output EN VDD R up Bi-directional pin R RB NOTE: Rup=Internal pull-up resistor (see pin description). Power-up Reset : R starts from 1 to 0 while RB starts from 0 to 1. Internal to chip External Circuitry |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |