数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STCC02-E 数据表(PDF) 3 Page - STMicroelectronics

部件名 STCC02-E
功能描述  CONTROL CIRCUIT FOR HOME APPLIANCE MCU BASED APPLICATION
PDF  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STCC02-E 数据表(HTML) 3 Page - STMicroelectronics

  STCC02-E Datasheet HTML 1Page - STMicroelectronics STCC02-E Datasheet HTML 2Page - STMicroelectronics STCC02-E Datasheet HTML 3Page - STMicroelectronics STCC02-E Datasheet HTML 4Page - STMicroelectronics STCC02-E Datasheet HTML 5Page - STMicroelectronics STCC02-E Datasheet HTML 6Page - STMicroelectronics STCC02-E Datasheet HTML 7Page - STMicroelectronics STCC02-E Datasheet HTML 8Page - STMicroelectronics STCC02-E Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 13 page
background image
STCC02-ED5
3/13
Its output voltage accuracy, that contributes to the ADC accuracy of the MCU, is better than ± 10 % in the
whole operating range of the temperature TAMB, the load current IDD and the input voltage VIN. The
STCC02 input voltage range from 7 to 27 V; and its DC output current is less than 20 mA to keep the inter-
nal dissipation compatible with thermal package capability.
The regulator includes also an over current limiter to prevent high current conditions during the power up
inrush or the output short circuit. This limiter is made of a serial shunt resistance as current sensor and a
circuit that regulates the input over current.
The reset circuit
This circuit ensures a Low Voltage Detection (LVD) of the output voltage of the regulator. Most micro-
controllers have an active RESET pin in the low state: so, the /RST pin will be active at low state.
The reset circuit senses the regulator voltage VDD. Its comparator with hysteresis achieves this task.
The /RST pin is high when VDD is higher than the high threshold VH = 4.25 V; and is low when the VDD
decreases below the low threshold VL = 3.75 V.
The comparator output changes are filtered for a high immunity. When the reset is disabling (VDD > VH),
the /RST signal rises after the delay time TUP. This delay is set by an external capacitor CUP connected
to the DLC pin: TUP = 6 ms for CUP = 47 nF.
When the reset is enabling (VDD < VL), the /RST signal is falling after a delay time TDW that is internally
set at 40
µs when CUP = 47 nF.
The Zero Voltage Synchronization ZVS Circuit
DLC
If C
= 47 nF, T
= 6 ms
UP
UP
External
Capacitor
CUP
/RST
PROGRAMMABLE
DELAY
NOISE FILTER
VDD
VDD
VH
V = 4.25 V
H
500
VL
V = 3.75 V
L
T
DW ~ 40 µs
V
DD
circuit output
internal latch output
T
UP = 6 ms
C
UP = 47 nF
RST\
T
DW ~ 40 µs
V
DD
circuit output
internal latch output
T
UP = 6 ms
C
UP = 47 nF
RST\
VCC
VDD
ZVS
VZVS
VTF
COM
100 k
500
25 k
SYN
20 µs Filter
RZV
AC
LINE
Q
S2
S1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com