| 数据搜索系统,热门电子元器件搜索 |
|
AS1530 数据表(PDF) 9 Page - ams AG |
|
|
|||||||||||||||||||||||||||||
AS1530 数据表(HTML) 9 Page - ams AG |
|
9 / 29 page ![]() www.austriamicrosystems.com Revision 0.96 9 - 29 AS1530, AS1531 austriamicrosystems Data Sheet Figure 2. DOUT Enable-Time Load Circuits Figure 3. DOUT Disable-Time Load Circuits tDOV SCLK Rise to DOUT Valid CLOAD = 20pF 100 ns tSTV SCLK Rise to SSTRB Valid CLOAD = 20pF 100 ns tDOD CSN Rise to DOUT Disable CLOAD = 20pF 13 85 ns tSTD CSN Rise to SSTRB Disable CLOAD = 20pF 13 85 ns tDOE CSN Fall to DOUT Enable CLOAD = 20pF 85 ns tSTE CSN Fall to SSTRB Enable CLOAD = 20pF 85 ns tCSW CSN Pulse Width High 100 ns Table 5. AS1531 Timing Characteristics – (Figures 2, 3, 21, 23; VDD1 = VDD2 = VDD3 = +2.7 to +3.6V; TAMB = TMIN to TMAX (unless otherwise specified). (Continued) Symbol Parameter Conditions Min Typ Max Units CLOAD 20pF CLOAD 20pF 6k Ω GND DGND DOUT DOUT High-impedance to VOH and VOL to VOH VDD2 High-impedance to VOL and VOH to VOL 6k Ω DGND 6k Ω CLOAD 20pF CLOAD 20pF 6k Ω DGND GND DGND DOUT DOUT VOH to high-impedance VDD2 VOL to high-impedance |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |