DS31256+ datasheet(3/183 Pages) MAXIM

3 / 183 page

DS31256 256-Channel, High-Throughput HDLC Controller

3 of 183

9.2.5

DMA Channel Configuration RAM .................................................................................................... 102

9.3

TRANSMIT SIDE .......................................................................................................................105

9.3.1

Overview ........................................................................................................................................... 105

9.3.2

Packet Descriptors ............................................................................................................................ 114

9.3.3

Pending Queue ................................................................................................................................. 116

9.3.4

Done Queue...................................................................................................................................... 120

9.3.5

DMA Configuration RAM................................................................................................................... 125

10.

PCI BUS.......................................................................................................................130

10.1

GENERAL DESCRIPTION OF OPERATION ...................................................................................130

10.1.1

PCI Read Cycle................................................................................................................................. 131

10.1.2

PCI Write Cycle................................................................................................................................. 132

10.1.3

PCI Bus Arbitration............................................................................................................................ 133

10.1.4

PCI Initiator Abort.............................................................................................................................. 133

10.1.5

PCI Target Retry ............................................................................................................................... 134

10.1.6

PCI Target Disconnect...................................................................................................................... 134

10.1.7

PCI Target Abort ............................................................................................................................... 135

10.1.8

PCI Fast Back-to-Back...................................................................................................................... 136

10.2

PCI CONFIGURATION REGISTER DESCRIPTION .........................................................................137

10.2.1

Command Bits (PCMD0)................................................................................................................... 138

10.2.2

Status Bits (PCMD0) ......................................................................................................................... 139

10.2.3

Command Bits (PCMD1)................................................................................................................... 143

10.2.4

Status Bits (PCMD1) ......................................................................................................................... 144

11.

LOCAL BUS ................................................................................................................147

11.1

GENERAL DESCRIPTION ...........................................................................................................147

11.1.1

PCI Bridge Mode............................................................................................................................... 149

11.1.2

Configuration Mode........................................................................................................................... 151

11.2

LOCAL BUS BRIDGE MODE CONTROL REGISTER DESCRIPTION..................................................153

11.3

EXAMPLES OF BUS TIMING FOR LOCAL BUS PCI BRIDGE MODE OPERATION .............................155

12.

JTAG............................................................................................................................163

12.1

JTAG DESCRIPTION ................................................................................................................163

12.2

TAP CONTROLLER STATE MACHINE DESCRIPTION ...................................................................164

12.3

INSTRUCTION REGISTER AND INSTRUCTIONS ............................................................................166

12.4

TEST REGISTERS.....................................................................................................................167

13.

AC CHARACTERISTICS.............................................................................................168

14.

REVISION HISTORY ...................................................................................................176

15.

PACKAGE INFORMATION .........................................................................................177

15.1

256-PIN PBGA (27MM X 27MM) ...............................................................................................177

16.

THERMAL CHARACTERISTICS.................................................................................178

17.

APPLICATIONS...........................................................................................................179

17.1

16 PORT T1 OR E1 WITH 256 HDLC CHANNEL SUPPORT.........................................................180

17.2

DUAL T3 WITH 256 HDLC CHANNEL SUPPORT ........................................................................181

17.3

SINGLE T3 WITH 512 HDLC CHANNEL SUPPORT......................................................................182

17.4

SINGLE T3 WITH 672 HDLC CHANNEL SUPPORT......................................................................183

DS31256+ 数据表(PDF) 3 Page - Maxim Integrated Products

DS31256+ 数据表(HTML) 3 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载