数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

EV-ADE9153ASHIELDZ 数据表(PDF) 44 Page - Analog Devices

部件名 EV-ADE9153ASHIELDZ
功能描述  Energy Metering IC with Autocalibration
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

EV-ADE9153ASHIELDZ 数据表(HTML) 44 Page - Analog Devices

Back Button EV-ADE9153ASHIELDZ Datasheet HTML 40Page - Analog Devices EV-ADE9153ASHIELDZ Datasheet HTML 41Page - Analog Devices EV-ADE9153ASHIELDZ Datasheet HTML 42Page - Analog Devices EV-ADE9153ASHIELDZ Datasheet HTML 43Page - Analog Devices EV-ADE9153ASHIELDZ Datasheet HTML 44Page - Analog Devices EV-ADE9153ASHIELDZ Datasheet HTML 45Page - Analog Devices EV-ADE9153ASHIELDZ Datasheet HTML 46Page - Analog Devices EV-ADE9153ASHIELDZ Datasheet HTML 47Page - Analog Devices EV-ADE9153ASHIELDZ Datasheet HTML 48Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 50 page
background image
ADE9153A
Data Sheet
Rev. 0 | Page 44 of 50
Addr.
Name
Bits
Bit Name
Settings
Description
Reset
Access
[4:3]
Reserved
Reserved.
0x0
R
2
ZX_OUT_OE
When this bit is set, ZX is
driven to the
CF2 pin.
0x0
R/W
1
DREADY_OE
When this bit is set, DREADY
is driven to the CF2 pin.
0x0
R/W
0
SWRST
Set this bit to initiate a
software reset. This bit is self
clearing.
0x0
W1
0x490
CFMODE
[15:8]
Reserved
Reserved.
0x0
R
7
CF2DIS
CF2 output disable. Set this
bit to disable the CF2
output and bring the pin
high. Note that when this
bit is set, the CFx bit in the
status register is not set
when a CF pulse is
accumulated in the digital
to frequency converter.
0x0
R/W
6
CF1DIS
CF1 output disable. See the
CF2DIS description.
0x0
R/W
[5:3]
CF2SEL
Type of energy output on
the CF2 pin.
0x0
R/W
0 Total active power.
10 Total apparent power.
100 Fundamental reactive
power.
[2:0]
CF1SEL
Selects type of energy output
on the CF1 pin. See the
CF2SEL description.
0x0
R/W
0x492
ACCMODE
[15:5]
Reserved
Reserved.
0x0
R
4
SELFREQ
System frequency select bit. 0x0
R/W
0 50 Hz system.
1 60 Hz system.
[3:2]
VARACC
Fundamental reactive
power accumulation mode
for energy registers and CFx
pulses.
0x0
R/W
0 Signed accumulation mode.
1 Absolute value
accumulation mode.
10 Positive accumulation
mode.
11 Negative accumulation
mode.
[1:0]
WATTACC
Total active power
accumulation mode for
energy registers and CFx
pulses. See the VARACC
description.
0x0
R/W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com