数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

MSM7732-01TB 数据表(PDF) 5 Page - OKI electronic componets

部件名 MSM7732-01TB
功能描述  Audio CODEC
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  OKI [OKI electronic componets]
网页  http://www.oki.com
标志 OKI - OKI electronic componets

MSM7732-01TB 数据表(HTML) 5 Page - OKI electronic componets

  MSM7732-01TB Datasheet HTML 1Page - OKI electronic componets MSM7732-01TB Datasheet HTML 2Page - OKI electronic componets MSM7732-01TB Datasheet HTML 3Page - OKI electronic componets MSM7732-01TB Datasheet HTML 4Page - OKI electronic componets MSM7732-01TB Datasheet HTML 5Page - OKI electronic componets MSM7732-01TB Datasheet HTML 6Page - OKI electronic componets MSM7732-01TB Datasheet HTML 7Page - OKI electronic componets MSM7732-01TB Datasheet HTML 8Page - OKI electronic componets MSM7732-01TB Datasheet HTML 9Page - OKI electronic componets Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 29 page
background image
FEDL7732-01-10
OKI Semiconductor
MSM7732-01
5/29
PIN DESCRIPTION
Pin
Symbol
Type
Description
1
VDD
—
Power supply (3.0 V)
2
SWA
IO
Analog switch A
3
SWB
IO
Analog switch B
4
SWC
IO
Analog switch C
5
AMPAI
I
Amplifier A inverting input
6
AMPAO
O
Amplifier A output
7
AIN+
I
Transmit side amplifier non-inverting input
8
AIN–
I
Transmit side amplifier inverting input
9
GSX
O
Transmit side amplifier output
10
SWD
IO
Analog switch D
11
SWE
IO
Analog switch E
12
SG
O
Analog signal ground (1.4 V)
13
VFRO
O
Receive side voice output
14
AG1
—
Analog ground 1 (0 V)
15
SAO
O
Receive side sounder amplifier output
16
VA
—
Analog power supply (3.0 V)
17
PWI
I
Receive side voice amplifier input
18
AOUT–
O
Receive side voice amplifier output –
19
AOUT+
O
Receive side voice amplifier output +
20
AG2
—
Analog ground 2 (0 V)
21
PDN
I
Power down control input
22
BCLK
I
PCM data shift clock input
23
SYNC
I
PCM data shift sync signal input
24
PCMIN
I
Receive side PCM signal input
25
PCMOUT
O
Transmit side PCM signal output
26
EXCK
I
Clock signal input for control register
27
DIO
IO
Address and data input or output for control register
28
DEN
I
Enable signal input for control register
29
MCK
I
Master clock input (2.048 MHz)
30
DG
—
Digital ground (0 V)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com