数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

MSM7732-01TB 数据表(PDF) 10 Page - OKI electronic componets

部件名 MSM7732-01TB
功能描述  Audio CODEC
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  OKI [OKI electronic componets]
网页  http://www.oki.com
标志 OKI - OKI electronic componets

MSM7732-01TB 数据表(HTML) 10 Page - OKI electronic componets

Back Button MSM7732-01TB Datasheet HTML 6Page - OKI electronic componets MSM7732-01TB Datasheet HTML 7Page - OKI electronic componets MSM7732-01TB Datasheet HTML 8Page - OKI electronic componets MSM7732-01TB Datasheet HTML 9Page - OKI electronic componets MSM7732-01TB Datasheet HTML 10Page - OKI electronic componets MSM7732-01TB Datasheet HTML 11Page - OKI electronic componets MSM7732-01TB Datasheet HTML 12Page - OKI electronic componets MSM7732-01TB Datasheet HTML 13Page - OKI electronic componets MSM7732-01TB Datasheet HTML 14Page - OKI electronic componets Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 29 page
background image
FEDL7732-01-10
OKI Semiconductor
MSM7732-01
10/29
ABSOLUTE MAXIMUM RATINGS
Parameter
Symbol
Condition
Rating
Unit
Power Supply Voltage
VDD
—
–0.3 to +5.0
V
Analog Input Voltage
VAIN
—
–0.3 to VDD+0.3
V
Digital Input Voltage
VDIN
—
–0.3 to VDD+0.3
V
Storage Temperature
TSTG
—
–55 to +150
°C
RECOMMENDED OPERATING CONDITIONS
Parameter
Symbol
Condition
Min.
Typ.
Max.
Unit
Power Supply Voltage
VDD
Voltage must be fixed
+2.4
+3.0
+3.3
V
Operating Temperature
Ta
—
–40
—
+85
°C
Input High Voltage
VIH
To all digital input pins
0.7 x VDD
—
VDD
V
Input Low Voltage
VIL
To all digital input pins
0
—
0.16 x
VDD
V
Digital Input Rise Time
tir
To all digital input pins
—
—
50
ns
Digital Input Fall Time
tif
To all digital input pins
—
—
50
ns
Digital Output Load
CDL
To all digital output pins
—
—
100
pF
Bypass Capacitor for SG
CSG
Between SG and AG
10+0.1
—
—
µF
Master Clock Frequency
FMCK
MCK
–0.01%
2.048
0.01%
MHz
FBCK1
BCLK (A/µ-law)
64
—
2048
kHz
Bit Clock Frequency
FBCK2
BCLK (Linear)
128
—
2048
kHz
Synchronous Signal Frequency
FSYNC
SYNC
—
8.0
—
kHz
Clock Duty Ratio
DCLK
MCK, BCLK, EXCK
40
50
60
%
TSB
SYNC
→ BCLK
-100
—
100
ns
Sync Pulse Setting Time
TBS
BCLK
→ SYNC
100
—
—
ns
Synchronous Signal Width
tWS
SYNC
1BCLK
—
100
µs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com