| 数据搜索系统,热门电子元器件搜索 |
|
DLPA2000 数据表(PDF) 13 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
DLPA2000 数据表(HTML) 13 Page - Texas Instruments |
|
13 / 63 page ![]() 6.5 Power Electrical Characteristics over operating free-air temperature range (unless otherwise noted) PARAMETER(1) (2) (3) TEST CONDITIONS MIN TYP(4) MAX(5) UNIT I(VDD) + I(VDD_PLLM) + I(VDD_PLLD) 1.1-V rails Frame rate = 60 Hz 124 184 mA Frame rate = 120 Hz 161 243 Frame rate = 240 Hz 214 373 I(VDD_PLLM) MCG PLL 1.1-V current(6) Frame rate = 60 Hz 6 mA Frame rate = 120 Hz 6 Frame rate = 240 Hz 6 I(VDD_PLLD) DCG PLL 1.1-V current(6) Frame rate = 60 Hz 6 mA Frame rate = 120 Hz 6 Frame rate = 240 Hz 6 I(VCC18) All 1.8-V I/O current: (1.8-V power supply for all I/O other than the host or parallel interface and the SPI flash interface) Frame rate = 60 Hz 32 44 mA Frame rate = 120 Hz 32 44 Frame rate = 240 Hz 32 44 I(VCC_INTF) Host or parallel interface I/O current: 1.8 to 3.3 V (includes IIC0, PDATA, video syncs, and HOST_IRQ pins)(6) Frame rate = 60 Hz 2 mA Frame rate = 120 Hz 2 Frame rate = 240 Hz 2 I(VCC_FLSH) Flash interface I/O current: 1.8 to 3.3 V(6) Frame rate = 60 Hz 1 mA Frame rate = 120 Hz 1 Frame rate = 240 Hz 1 (1) Values assume all pins using 1.1 V are tied together (including VDDLP12), and programmable host and flash I/O are at the minimum nominal voltage (that is 1.8 V). (2) Input image is 320 × 180 (QnHD) 24 bits using VESA reduced blanking v2 timings on the parallel interface at the frame rate shown with the 0.16-in QnHD (DLP160AP) DMD. The controller has the CAIC and LABB algorithms turned off. (3) The values do not take into account software updates or customer changes that may affect power performance. (4) Assumes nominal process, voltage, and temperature (25°C nominal ambient) with nominal input images. (5) Assumes worst case process, maximum voltage, and high nominal ambient temperature of 65°C with worst case input image. (6) This rail was not measured due to board limitations. Simulation values are used instead. Simulations assume 12.5% activity factor, 30% clock gating on appropriate domains, and mixed SVT (standard threshold voltage) or HVT (high threshold voltage) cells www.ti.com DLPC3420 DLPS232 – OCTOBER 2021 Copyright © 2021 Texas Instruments Incorporated Submit Document Feedback 13 Product Folder Links: DLPC3420 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |