| 数据搜索系统,热门电子元器件搜索 |
|
ADP5076ACBZ-R7 数据表(PDF) 15 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADP5076ACBZ-R7 数据表(HTML) 15 Page - Analog Devices |
|
15 / 23 page ![]() Data Sheet ADP5076 Rev. A | Page 15 of 23 VIN VPOS TIME VNEG SIMULTANEOUS ENABLE MODE (SEQ = HIGH, EN2 = HIGH) Figure 41. Simultaneous Enable Mode To configure the sequential enable mode, pull the SEQ pin low. In this mode, either VPOS or VNEG can be enabled first by using the respective EN1 pin or EN2 pin. Keep the other pin low. The secondary supply is enabled when the primary supply completes soft start and its feedback voltage reaches approximately 85% of the target value. The sequential enable mode timing is shown in Figure 42. TIME TIME VPOS VNEG VPOS VNEG 1. VPOS FOLLOWED BY VNEG (SEQ = LOW, EN1 = HIGH, EN2 = LOW) 2. VNEG FOLLOWED BY VPOS (SEQ = LOW, EN2 = HIGH, EN1 = LOW) VIN VIN Figure 42. Sequential Enable Mode |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |