数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ES9023P 数据表(PDF) 5 Page - ESS Technology,Inc

部件名 ES9023P
功能描述  Premier Stereo DAC with 2Vrms Driver
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ESS [ESS Technology,Inc]
网页  http://www.esstech.com
标志 ESS - ESS Technology,Inc

ES9023P 数据表(HTML) 5 Page - ESS Technology,Inc

  ES9023P Datasheet HTML 1Page - ESS Technology,Inc ES9023P Datasheet HTML 2Page - ESS Technology,Inc ES9023P Datasheet HTML 3Page - ESS Technology,Inc ES9023P Datasheet HTML 4Page - ESS Technology,Inc ES9023P Datasheet HTML 5Page - ESS Technology,Inc ES9023P Datasheet HTML 6Page - ESS Technology,Inc ES9023P Datasheet HTML 7Page - ESS Technology,Inc ES9023P Datasheet HTML 8Page - ESS Technology,Inc ES9023P Datasheet HTML 9Page - ESS Technology,Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 14 page
background image
April 6, 2015
CONFIDENTIAL ADVANCE INFORMATION Rev. 0.71
ES9023 Datasheet
5
ESS TECHNOLOGY, INC. 237 South Hillview Drive, Milpitas, CA 95035, USA Tel (408) 643-8800 • Fax (408) 643-8801
MUTE_B Pin (Active Low)
This input pin provides the ability to slowly ramp down the audio volume, and then enter low power standby. Release of mute
will cause the ES9023 to emerge from low power mode and then slowly ramp the audio to provide a pop free startup.
MUTE_B
(Internal)
Attenuation
0dB
-
25600 / fs
AOUT
49512 / fs
(Internal)
Power Down
Power up delay
32768 / MCLK
Activation/release of the MUTE_B input pin initiates a sequence of internal events detailed below:
On assertion of the MUTE_B pin:
o
The output signal will ramp to the -
 level. The ramping takes 25600 / fs seconds, where fs = sampling rate in Hz.
o
After the output signal reaches the -
 level, analog section is turned off and the ES9023 enters a low power standby
state.
On release of the MUTE_B pin:
o
The ES9023 emerges from low power standby, starts an internal counter and activates the analog section
o
During the delay counter time, the internal charge pump and Vref stabilize.
o
When the counter reaches 32768 MCLK cycles, the audio signal is applied and the volume is ramped over 49512 / fs
seconds to maximum, where fs = sampling rate in Hz.
To minimize pop noise at power up, an external circuit should be used to hold the MUTE_B pin asserted until tDMUTE (see
p.10) after the power supply and MCLK are stabilized.
This can be realized using a reset IC, an MCU GPIO pin (default to low at power-up and changed to high by software
later), or an RC time delay on this pin.
If MUTE_B pin is released too early, pop noise may occur due to the ramp-up of internal voltage.
AVCC
MCLK
MUTE_B
Assert MUTE_B until t
DMUTE after
the power supply and MCLK are
stabilized
Same time as AVCC or later
t
DMUTE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com