数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ES9219 数据表(PDF) 39 Page - ESS Technology,Inc

部件名 ES9219
功能描述  32-bit Stereo Low Power DAC with Headphone Amplifier, Analog Volume Control, and Output Switch
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ESS [ESS Technology,Inc]
网页  http://www.esstech.com
标志 ESS - ESS Technology,Inc

ES9219 数据表(HTML) 39 Page - ESS Technology,Inc

Back Button ES9219 Datasheet HTML 35Page - ESS Technology,Inc ES9219 Datasheet HTML 36Page - ESS Technology,Inc ES9219 Datasheet HTML 37Page - ESS Technology,Inc ES9219 Datasheet HTML 38Page - ESS Technology,Inc ES9219 Datasheet HTML 39Page - ESS Technology,Inc ES9219 Datasheet HTML 40Page - ESS Technology,Inc ES9219 Datasheet HTML 41Page - ESS Technology,Inc ES9219 Datasheet HTML 42Page - ESS Technology,Inc ES9219 Datasheet HTML 43Page - ESS Technology,Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 67 page
background image
ES9219 Datasheet
CONFIDENTIAL ADVANCE INFORMATION 1.0.4
February 27, 2020
39
ESS TECHNOLOGY, INC. 237 South Hillview Drive, Milpitas, CA 95035, USA Tel (408) 643-8800 • Fax (408) 643-8801
Register 10: MASTER MODE AND SYNC CONFIGURATION
I2C Slave Access:
I2S Sync Slave Access:
Clock Domain:
Bits
[7]
[6:5]
[4]
[3:0]
Mnemonic
MASTER_MODE
MASTER_DIV
128fs_MODE
LOCK_SPEED
Bits
Mnemonic
Description
[7]
MASTER_MODE
Enables master mode which causes the Sabre to drive the DATA_CLK and DATA1 signals when in I2S mode
Can also be enabled when in DSD mode to enable DATA_CLK only.
1’b0: Disables master mode (default).
1’b1: Enables master mode.
[6:5]
MASTER_DIV
Sets the frame clock (DATA1) and DATA_CLK frequencies when in master mode.
This register is used when in normal synchronous operation.
2’b00: DATA_CLK frequency = MCLK/2 (default).
2’b01: DATA_CLK frequency = MCLK/4.
2’b10: DATA_CLK frequency = MCLK/8.
2’b11: DATA_CLK frequency = MCLK/16.
[4]
128fs_MODE
Enables operation of the DAC while in synchronous mode with a 128*fs MCLK.
1’b0: Disables MCLK = 128*fs mode (default).
1’b1: Enables MCLK = 128*fs mode.
[3:0]
LOCK_SPEED
Sets the number of audio samples required before the DPLL and ASRC lock to the incoming signal.
More audio samples give a better initial estimate of the MCLK/FS ratio at the expense of a longer locking
interval.
4’d0: 16384 FS edges
4’d1: 8192 FS edges
4’d2: 5461 FS edges (default)
4’d3: 4096 FS edges
4’d4: 3276 FS edges
4’d5: 2730 FS edges
4’d6: 2340 FS edges
4’d7: 2048 FS edges
4’d8: 1820 FS edges
4’d9: 1638 FS edges
4’d10: 1489 FS edges
4’d11: 1365 FS edges
4’d12: 1260 FS edges
4’d13: 1170 FS edges
4’d14: 1092 FS edges
4’d15: 1024 FS edges
Register 11: OVERCURRENT PROTECTION
I2C Slave Access:
I2S Sync Slave Access:
Clock Domain:
Bits
[7]
[6:4]
[3:0]
Mnemonic
OC_SD_EN
OC_SD_GAIN
RESERVED
Bits
Mnemonic
Description
[7]
OC_SD_EN
Enable an automatic detection circuit to mute the DAC (and disable the headphone amplifier) when an overcurrent
event is detected.
1’b0: Automatic overcurrent shutdown is disabled (default).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com