STMIPID02 datasheet(40/50 Pages) STMICROELECTRONICS

部件名	STMIPID02

功能描述	Dual mode MIPI CSI-2 / SMIA CCP2 de-serializer

PDF	50 Pages

Scroll/Zoom	100%

制造商	STMICROELECTRONICS [STMicroelectronics]

网页	http://www.st.com

标志

40 / 50 page

11.5.4

Parallel output interface timing

Figure 14. Parallel output interface timing diagram - inverted clock

1/fPCLK

PCLK

D[11:0],

HSYNC, VSYNC

tDV

Valid

Figure 15. Parallel output interface timing diagram - non inverted clock

1/fPCLK

PCLK

D[11:0],

HSYNC, VSYNC

tDV

Valid

Note:

For Non-inverted clock mode, the valid edge to capture is the negative (falling) edge

For RAW6/RAW7 dual lane, the bandwith is limited to 800 Mbps.

Table 16. Parallel output interface timing

Symbol

Description

Conditions

Min.

Typ.

Max.

Unit

fPCLK

PCLK frequency

200

MHz

DPCLK

PCLK duty

cycle

No bypass,

RAW6 dual lane

No bypass,

RAW7 dual lane

No bypass,

RAW7 dual

lane, jittered

clock

50-60

No bypass,

RAW7 single

lane

57.14

Bypass and all

other modes

PCLK rise time,

20 % - 80 %

Load

capacitance, CL

= 50 pF

2.1

tDV

PCLK to output

valid

STMIPID02

AC electrical characteristics

DS12803 - Rev 1

page 40/50

STMIPID02 数据表(PDF) 40 Page - STMicroelectronics

STMIPID02 数据表(HTML) 40 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

数据表下载

链接网址

STMIPID02 数据表(PDF) 40 Page - STMicroelectronics

STMIPID02 数据表(HTML) 40 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

数据表 下载

链接网址

数据表下载