数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADIN2111BCPZ-R7 数据表(PDF) 82 Page - Analog Devices

部件名 ADIN2111BCPZ-R7
功能描述  Low Complexity, 2-Port Ethernet Switch with Integrated 10BASE-T1L PHYs
PDF  125 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADIN2111BCPZ-R7 数据表(HTML) 82 Page - Analog Devices

Back Button ADIN2111BCPZ-R7 Datasheet HTML 78Page - Analog Devices ADIN2111BCPZ-R7 Datasheet HTML 79Page - Analog Devices ADIN2111BCPZ-R7 Datasheet HTML 80Page - Analog Devices ADIN2111BCPZ-R7 Datasheet HTML 81Page - Analog Devices ADIN2111BCPZ-R7 Datasheet HTML 82Page - Analog Devices ADIN2111BCPZ-R7 Datasheet HTML 83Page - Analog Devices ADIN2111BCPZ-R7 Datasheet HTML 84Page - Analog Devices ADIN2111BCPZ-R7 Datasheet HTML 85Page - Analog Devices ADIN2111BCPZ-R7 Datasheet HTML 86Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 82 / 125 page
background image
Data Sheet
ADIN2111
REGISTERS
analog.com
Rev. 0 | 82 of 125
Table 141. Bit Descriptions for P2_RX_IFG
Bits
Bit Name
Description
Reset
Access
[31:6]
RESERVED
Reserved.
0x0
R
[5:0]
P2_RX_IFG
Interframe Gap. The receive MAC checks that the IFG is greater than P2_RX_IFG × 8 bit times. If the received
IFG is too small, the MAC drops the received frame and asserts P2_RX_IFG_ERR. The maximum value
supported in this field is 63 decimal.
0xA
R/W
P2 Maximum Receive Frame Length Register
Address: 0xE6, Reset: 0x00000618, Name: P2_RX_MAX_LEN
Maximum receive frame length in bytes.
Table 142. Bit Descriptions for P2_RX_MAX_LEN
Bits
Bit Name
Description
Reset
Access
[31:16]
RESERVED
Reserved.
0x0
R
[15:0]
P2_MAX_FRM_LEN
Maximum Frame Length on Receive in Bytes.
0x618
R/W
P2 Minimum Receive Frame Length Register
Address: 0xE7, Reset: 0x00000040, Name: P2_RX_MIN_LEN
Minimum receive frame length in bytes.
Table 143. Bit Descriptions for P2_RX_MIN_LEN
Bits
Bit Name
Description
Reset
Access
[31:16]
RESERVED
Reserved.
0x0
R
[15:0]
P2_MIN_FRM_LEN
Minimum Frame Length on Receive in Bytes.
0x40
R/W
P2 Rx Low Priority FIFO Frame Count Register
Address: 0xE8, Reset: 0x00000000, Name: P2_LO_RFC
The number of frames in the receive FIFO.
Table 144. Bit Descriptions for P2_LO_RFC
Bits
Bit Name
Description
Reset
Access
[31:9]
RESERVED
Reserved.
0x0
R
[8:0]
P2_LO_RFC
Receive Frame Count for the Low Priority FIFO. The number of frames in the Rx FIFO. Provided for debug
purposes. In store and forward mode, the host software only needs to know that there is at least one frame
available. See P2_RX_RDY.
0x0
R
P2 Rx High Priority FIFO Frame Count Register
Address: 0xE9, Reset: 0x00000000, Name: P2_HI_RFC
The number of frames in the receive FIFO.
Table 145. Bit Descriptions for P2_HI_RFC
Bits
Bit Name
Description
Reset
Access
[31:9]
RESERVED
Reserved.
0x0
R



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com