AS3418 datasheet(45/77 Pages) AMSCO

45 / 77 page

Document Feedback

AS3418

Functional Description

Datasheet

• PUBLIC

DS000507

• v4-00 • 2020-Jan-23

│ 45

Figure 63:

Current Address Read

To keep the access time as short as possible, this format allows a read access without the word

address transfer in advance to the data transfer. The bus is idle and the master issues a START

condition followed by the Device-Read address. Analogous to Random Read, a single byte transfer is

terminated with a not-acknowledge after the 1st register byte. Analogous to Sequential Read an

unlimited number of data bytes can be transferred, where the data bytes have to be responded with an

acknowledge from the master. For termination of the transmission, the master sends a not-

acknowledge following the last data byte and a subsequent STOP condition.

6.12.2

Parameter

VBAT =1.8V, TA=25ºC, unless otherwise specified.

Figure 64:

2C Serial Timing

Figure 65:

2C Serial Interface Parameter

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

VCSL

CSCL, CSDA Low

Input Level

(max 30% VBAT)

0.42

VCSH

CSCL, CSDA High

Input Level

CSCL, CSDA (min 70% VBAT)

1.16

HYST

CSCL, CSDA Input

Hysteresis

450

reg_data n

data

reg_data 2

...

RA++

1-7

ANC/CSDA

MODE/CSCL

1-7

Start

Condition

Address

R/W

ACK

Data

ACK

Data

ACK

Stop

Condition

TSU

T HD

TPD

AS3418 数据表(PDF) 45 Page - ams AG

AS3418 数据表(HTML) 45 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

数据表下载