Triple, 200 mA, Low Noise,

High PSRR Voltage Regulator

Data Sheet

ADP322/ADP323

Rev. E

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibilityisassumedbyAnalogDevicesforitsuse,norforanyinfringementsofpatentsorother

rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

©2010–2018 Analog Devices, Inc. All rights reserved.

Technical Support

www.analog.com

FEATURES

Fixed (ADP322) and adjustable output (ADP323) options

Bias voltage range (VBIAS): 2.5 V to 5.5 V

LDO input voltage range (VIN1/VIN2, VIN3): 1.8 V to 5.5 V

Three 200 mA low dropout voltage regulators (LDOs)

16-lead, 3 mm × 3 mm LFCSP

Initial accuracy: ±1%

Stable with 1 µF ceramic output capacitors

No noise bypass capacitor required

3 independent logic controlled enables

Overcurrent and thermal protection

Key specifications

High PSRR

76 dB PSRR up to 1 kHz

70 dB PSRR at 10 kHz

60 dB PSRR at 100 kHz

40 dB PSRR at 1 MHz

Low output noise

Excellent transient response

Low dropout voltage: 110 mV at 200 mA load

85 µA typical ground current at no load, all LDOs enabled

100 µs fast turn on circuit

Guaranteed 200 mA output current per regulator

−40°C to +125°C junction temperature

APPLICATIONS

Mobile phones

Digital cameras and audio devices

Portable and battery-powered equipment

Portable medical devices

Post dc-to-dc regulation

TYPICAL APPLICATION CIRCUITS

ADP322

VBIAS

VOUT1

GND

VBIAS

1µF

OFF

ON

EN1

OFF

ON

EN2

OFF

ON

EN3

+

1µF

+

LDO 1

EN LD1

VBIAS

VBIAS

VOUT2

1µF

+

LDO 2

EN LD2

VOUT3

1µF

+

LDO 3

EN LD3

2.5V TO

5.5V

VIN1/VIN2

VIN3

1µF

+

1.8V TO

5.5V

1.8V TO

5.5V

1µF

+

Figure 1. Typical Application Circuit for ADP322

ADP323

VBIAS

VOUT1

GND

VBIAS

1µF

OFF

ON

EN1

OFF

ON

EN2

OFF

ON

EN3

+

1µF

+

LDO 1

EN LD1

VBIAS

VBIAS

VOUT2

1µF

+

LDO 2

EN LD2

VOUT3

FB1

FB2

FB3

1µF

+

LDO 3

EN LD3

2.5V TO

5.5V

VIN1/VIN2

VIN3

1µF

+

1.8V TO

5.5V

1.8V TO

5.5V

1µF

+

Figure 2. Typical Application Circuit for ADP323

GENERAL DESCRIPTION

The ADP322/ADP323 200 mA triple output LDOs combine high

PSRR, low noise, low quiescent current, and low dropout voltage

to extend the battery life of portable devices and are ideally suited

for wireless applications with demanding performance and board

space requirements.

The ADP322/ADP323 PSRR is greater than 60 dB for frequencies

as high as 100 kHz while operating with a low headroom voltage.

The ADP322/ADP323 offer much lower noise performance than

competing LDOs without the need for a noise bypass capacitor.

The ADP322/ADP323 are available in a miniature 16-lead, 3 mm ×

3 mm LFCSP package and are stable with tiny 1 µF ±30% ceramic

output capacitors providing the smallest possible board area for

a wide variety of portable power needs.

The ADP322 is available in output voltage combinations ranging

from 0.8 V to 3.3 V and offers overcurrent and thermal protection

to prevent damage in adverse conditions. The ADP323 adjustable

triple LDO can be configured for any output voltage between

0.5 V and 5 V with two resistors for each output.