| 数据搜索系统,热门电子元器件搜索 |
|
STA369BWS 数据表(PDF) 17 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA369BWS 数据表(HTML) 17 Page - STMicroelectronics |
|
17 / 92 page ![]() DocID016861 Rev 7 17/92 STA369BWS Electrical specifications 92 3.6 Power on/off sequence Figure 4. Power-on sequence Note: The definition of a stable clock is when fmax - fmin < 1 MHz. Section : Serial data interface on page 29 gives information on setting up the I2S interface. Figure 5. Power-off sequence for pop-free turn-off Note: no specific VCC and VDD_DIG turn −on sequence is required TR = minimum time between XTI master clock stable and Reset removal: 1 ms TC = minimum time between Reset removal and I2C program, sequence start: 1ms Note: no specific VCC and VDD_DIG turn −off sequence is required |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |