SIRC18DP datasheet(2/9 Pages) VISHAY

2 / 9 page

SiRC18DP

www.vishay.com

Vishay Siliconix

S21-0843-Rev. D, 09-Aug-2021

Document Number: 76402

For technical questions, contact: pmostechsupport@vishay.com

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT

ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000

Notes

a. Package limited

b. Surface mounted on 1" x 1" FR4 board

c. t = 10 s

d. See solder profile (www.vishay.com/doc?73257). The PowerPAK SO-8 is a leadless package. The end of the lead terminal is exposed copper

(not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not

required to ensure adequate bottom side solder interconnection

e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components

f. Maximum under steady state conditions is 65 °C/W

g. TC = 25 °C

Notes

a. Pulse test; pulse width

≤ 300 μs, duty cycle ≤ 2 %

b. Guaranteed by design, not subject to production testing

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation

of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum

rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE RATINGS

PARAMETER

SYMBOL

TYPICAL

MAXIMUM

UNIT

Maximum junction-to-ambient b, f

≤ 10 s

RthJA

°C/W

Maximum junction-to-case (drain)

Steady state

RthJC

1.8

2.3

SPECIFICATIONS (TJ = 25 °C, unless otherwise noted)

PARAMETER

SYMBOL

TEST CONDITIONS

MIN.

TYP.

MAX.

UNIT

Static

Drain-source breakdown voltage

VDS

VGS = 0 V, ID = 250 μA

Gate-source threshold voltage

VGS(th)

VDS = VGS, ID = 250 μA

2.4

Gate-source leakage

IGSS

VDS = 0 V, VGS = +20 V, -16 V

± 100

Zero gate voltage drain current

IDSS

VDS = 30 V, VGS = 0 V

0.06

0.20

VDS = 30 V, VGS = 0 V, TJ = 70 °C

On-state drain current a

ID(on)

VDS

≥ 5 V, VGS = 10 V

Drain-source on-state resistance a

RDS(on)

VGS = 10 V, ID = 15 A

0.00085

0.00110

VGS = 4.5 V, ID = 10 A

0.00135

0.00154

Forward transconductance a

gfs

VDS = 10 V, ID = 15 A

Dynamic b

Input capacitance

Ciss

VDS = 15 V, VGS = 0 V, f = 1 MHz

5060

Output capacitance

Coss

2400

Reverse transfer capacitance

Crss

350

Crss/Ciss ratio

0.069

0.140

Total gate charge

VDS = 15 V, VGS = 10 V, ID = 10 A

111

VDS = 15 V, VGS = 4.5 V, ID = 10 A

-35

Gate-source charge

Qgs

-11.8-

Gate-drain charge

Qgd

-8.4

Gate resistance

f = 1 MHz

0.1

0.5

0.9

Turn-on delay time

td(on)

VDD = 15 V, RL = 1.5

Ω, ID ≅ 10 A,

VGEN = 10 V, Rg = 1

-16

Rise time

-21

Turn-off delay time

td(off)

-30

Fall time

-12

Turn-on delay time

td(on)

VDD = 15 V, RL = 1.5

Ω, ID ≅ 10 A,

VGEN = 4.5 V, Rg = 1

-31

Rise time

154

Turn-off delay time

td(off)

-38

Fall time

-37

Drain-source Body Diode Characteristics

Continuous source-drain diode current

TC = 25°C

Pulse diode forward current

ISM

100

Body diode voltage

VSD

IS = 5 A, VGS = 0 V

0.41

0.55

Body diode reverse recovery time

trr

IF = 10 A, di/dt = 100 A/μs,

TJ = 25 °C

116

Body diode reverse recovery charge

Qrr

144

Reverse recovery fall time

-26-

Reverse recovery rise time

-32-

SIRC18DP 数据表(PDF) 2 Page - Vishay Siliconix

SIRC18DP 数据表(HTML) 2 Page - Vishay Siliconix

Html Pages

1 2 3 4 5 6 7 8 9

数据表下载