MIMXRT685SFVKB datasheet(53/165 Pages) NXP

53 / 165 page

RT600

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1.9 — 30 December 2021

53 of 163

NXP Semiconductors

RT600

Dual-core microcontroller with 32-bit Cortex-M33 and Xtensa HiFi4

Audio DSP CPUs

10.5 Memory Protection Unit (MPU)

The Cortex-M33 processor has a memory protection unit (MPU) that provides fine grain

memory control, enabling applications to implement security privilege levels, separating

code, data and stack on a task-by-task basis. Such requirements are critical in many

embedded applications.

The MPU allows separating processing tasks by disallowing access to each other's data,

disabling access to memory regions, allowing memory regions to be defined as read-only

and detecting unexpected memory accesses that could potentially break the system.

The MPU separates the memory into distinct regions and implements protection by

preventing disallowed accesses. The MPU supports up to eight regions each of which can

be divided into eight subregions. Accesses to memory locations that are not defined in the

MPU regions, or not permitted by the region setting, will cause the Memory Management

Fault exception to take place.

10.6 Nested Vectored Interrupt Controller (NVIC) for Cortex-M33

The NVIC is an integral part of the Cortex-M33. The tight coupling to the CPU allows for

low interrupt latency and efficient processing of late arriving interrupts.

10.6.1 Features

• Controls system exceptions and peripheral interrupts.

• Supports up to 58 vectored interrupts.

• Eight programmable interrupt priority levels, with hardware priority level masking.

• Relocatable vector table.

• Non-Maskable Interrupt (NMI).

• Software interrupt generation.

10.6.2 Interrupt sources

Each peripheral device has one interrupt line connected to the NVIC but may have several

interrupt flags.

10.7 System Tick timer (SysTick)

The Arm Cortex-M33 includes a system tick timer (SysTick) that is intended to generate a

dedicated SYSTICK exception. The clock source for the SysTick can be the FRO or the

Cortex-M33 core clock.

10.8 PowerQuad Hardware Accelerator

The RT600 has a PowerQuad hardware accelerator for CMSIS DSP functions (fixed and

floating point unit) with support of SDK software API faster execution of ARM CMSIS

instruction set.The PowerQuad is a hardware accelerator targeting common calculations

in DSP applications. With the assistance of the PowerQuad, the Cortex-M33 can be freed

to perform other tasks. While the PowerQuad is executing the assigned computation task,

the CM33 can prepare the next PowerQuad task, resulting in a pipeline of PowerQuad

tasks.

MIMXRT685SFVKB 数据表(PDF) 53 Page - NXP Semiconductors

MIMXRT685SFVKB 数据表(HTML) 53 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载