数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

MAX6953 数据表(PDF) 3 Page - Maxim Integrated Products

部件名 MAX6953
功能描述  2-Wire Interfaced, 2.7V to 5.5V, 4-Digit 5 ??7 Matrix LED Display Driver
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MAXIM [Maxim Integrated Products]
网页  https://www.maximintegrated.com/en.html
标志 MAXIM - Maxim Integrated Products

MAX6953 数据表(HTML) 3 Page - Maxim Integrated Products

  MAX6953_V01 Datasheet HTML 1Page - Maxim Integrated Products MAX6953_V01 Datasheet HTML 2Page - Maxim Integrated Products MAX6953_V01 Datasheet HTML 3Page - Maxim Integrated Products MAX6953_V01 Datasheet HTML 4Page - Maxim Integrated Products MAX6953_V01 Datasheet HTML 5Page - Maxim Integrated Products MAX6953_V01 Datasheet HTML 6Page - Maxim Integrated Products MAX6953_V01 Datasheet HTML 7Page - Maxim Integrated Products MAX6953_V01 Datasheet HTML 8Page - Maxim Integrated Products MAX6953_V01 Datasheet HTML 9Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 23 page
background image
2-Wire Interfaced, 2.7V to 5.5V, 4-Digit 5 ✕ 7
Matrix LED Display Driver
_______________________________________________________________________________________
3
DC ELECTRICAL CHARACTERISTICS (continued)
(Typical operating circuit, V+ = 3.0V to 5.5V, TA = TMIN to TMAX, unless otherwise noted.) (Note 1)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Segment Current Slew Rate
∆ISEG/∆tTA = +25oC
12.5
mA/µs
Segment Drive Current
Matching (Within IC)
∆ISEG
TA = +25°C
4
%
LOGIC INPUTS
Input High Voltage
SDA, SCL, AD0, AD1
VIH
0.7 x
V+
V
Input Low Voltage
SDA, SCL, AD0, AD1
VIL
0.3 ✕
V+
V
Input Hysteresis
SDA, SCL, AD0, AD1
VHYST
0.05 ✕
V+
V
Input Leakage Current
IIL, IIH
-2
2
µA
Input Capacitance
CI
10
pF
DIGITAL OUTPUT
SDA Output Low Voltage
VOLSDA
ISINK = 4mA
0.4
V
BLINK Output Low Voltage
VOLBK
ISINK = 1.6mA
0.4
V
MAX6953 TIMING CHARACTERISTICS
(V+ = 2.7V to 5.5V, TA = TMIN to TMAX, unless otherwise noted.) (Note 1)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Serial Clock Frequency
fSCL
400
kHz
Bus Free Time Between a STOP
and a START Condition
tBUF
1.3
µs
Hold Time (Repeated) START
Condition
tHD, STA
0.6
µs
Repeated START Condition
Setup Time
tSU, STA
0.6
µs
STOP Condition Setup Time
tSU, STO
0.6
µs
Data Hold Time
tHD, DAT
(Note 3)
0.9
µs
Data Setup Time
tSU, DAT
100
ns
SCL Clock Low Period
tLOW
1.3
µs
SCL Clock High Period
tHIGH
0.6
µs
Rise Time of Both SDA and SCL
Signals, Receiving
tR
(Notes 2, 4)
20 +
0.1CB
300
ns
Fall Time of Both SDA and SCL
Signals, Receiving
tF
(Notes 2, 4)
20 +
0.1CB
300
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com